

(19)



Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11)

EP 1 187 217 A2

(12)

## EUROPEAN PATENT APPLICATION

(43) Date of publication:  
13.03.2002 Bulletin 2002/11

(51) Int Cl.7: H01L 27/146

(21) Application number: 01116654.3

(22) Date of filing: 13.07.2001

(84) Designated Contracting States:  
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU  
MC NL PT SE TR  
Designated Extension States:  
AL LT LV MK RO SI

(30) Priority: 31.08.2000 JP 2000264059

(71) Applicant: MINOLTA CO., LTD.  
Chuo-Ku, Osaka-Shi, Osaka 541-8556 (JP)

## (72) Inventors:

- Takada, Kenji, c/o Minolta CO., Ltd.  
Chou-Ku, Osaka-shi, Osaka 541-8556 (JP)
- Hagihara, Yoshio  
Chuo-Ku, Osaka-shi, Osaka 541-8556 (JP)


(74) Representative: HOFFMANN - EITLE  
Patent- und Rechtsanwälte  
Arabellastrasse 4  
81925 München (DE)

## (54) Solid-state image sensing device

(57) A solid-state image-sensing device has a photosensitive element that produces an electric signal commensurate with the amount of light incident thereon, a transistor of which the first electrode and the control electrode are connected to one electrode of the photosensitive element, and a resetting portion for resetting

the transistor by feeding a predetermined pulse signal to the second electrode of the transistor. The resetting portion resets the transistor in such a way as to inhibit the transistor from operating in a subthreshold region when the amount of light incident on the photosensitive element is below a predetermined level.

FIG.1



EP 1 187 217 A2

Printed by Jouve, 75001 PARIS (FR)

BEST AVAILABLE COPY

**Description**

[0001] This application is based on Japanese Patent Application No. 2000-264059 filed on August 31, 2000, the contents of which are hereby incorporated by reference.

**BACKGROUND OF THE INVENTION****Field of the Invention**

[0002] The present invention relates to a solid-state image-sensing device that is switchable between a first state in which it outputs an electric signal that is linearly proportional to the amount of incident light and a second state in which it outputs an electric signal that is natural-logarithmically proportional to the amount of incident light.

**Description of the Prior Art**

[0003] Conventional solid-state image-sensing devices are grouped roughly into CCD-type and MOS-type according to the means by which they read out photoelectric charge generated in photoelectric conversion elements. CCD-type image-sensing devices transfer electric charge while accumulating it in potential wells. On the other hand, MOS-type image-sensing devices read out electric charge accumulated in the pn junction capacitance of photodiodes through MOS transistors. However, these conventional solid-state image-sensing devices yield outputs that are proportional to the amount of electric charge generated, and thus have the disadvantage of narrow dynamic ranges.

[0004] To obtain a wider dynamic range, a solid-state image-sensing device has been proposed that is provided with a photosensitive means that produces a photocurrent commensurate with the amount of incident light, a MOS transistor to which the photocurrent is fed, and a bias means that biases the MOS transistor in such a way that a subthreshold current flows therethrough. This solid-state image-sensing device outputs an electric signal that is natural-logarithmically proportional to the amount of incident light. This type of solid-state image-sensing device has a wide dynamic range, but has the disadvantages of unsatisfactory characteristics in low-brightness condition and an insufficient S/N (signal-to-noise) ratio.

[0005] On the other hand, an optical sensor circuit has also been proposed that is provided with a photosensitive means that produces a photocurrent commensurate with the amount of incident light and a MOS transistor to which the photocurrent is fed; in addition, this optical sensor circuit is so configured as to be switchable between a first state in which it yields an output linearly proportional to the photocurrent and a second state in which it yields an output natural-logarithmically proportional to the photocurrent (United States Patent No.

5,861,621).

[0006] In this optical sensor circuit, proposed in United States Patent No. 5,861,621, that can be switched between linear conversion and logarithmic conversion, a node between a photodiode and a capacitor is reset by making the gate voltage of a MOS transistor sufficiently higher than the drain voltage thereof so that the drain-source channel of the MOS transistor is brought into a low-impedance state. This makes the potential at the source substantially equal to the potential at the drain. As a result, where a plurality of such circuits are provided, the node between the photodiode and the capacitor is reset in such a way that the voltage there becomes identical in all the circuits. That is, the variations in sensitivity among the individual circuits due to the variations in the threshold voltage of their MOS transistors are not reflected in the outputs from those circuits. This causes the switching point between linear conversion and logarithmic conversion to vary from one pixel to another.

**SUMMARY OF THE INVENTION**

[0007] An object of the present invention is to provide a novel and effective solid-state image-sensing device that can be switched between logarithmic conversion and linear conversion automatically according to the amount of light incident on the photoelectric conversion portion thereof.

[0008] Another object of the present invention is to provide a solid-state image-sensing device that has a plurality of pixels and in which the switching point between linear conversion and logarithmic conversion is substantially identical in all pixels.

[0009] To achieve the above objects, according to one aspect of the present invention, a solid-state image-sensing device is provided with: a photosensitive element that produces an electric signal commensurate with the amount of light incident thereon; a transistor of which the first electrode and the control electrode are connected to one electrode of the photosensitive element; and resetting means for resetting the transistor by feeding a predetermined pulse signal to the second electrode of the transistor. Here, the resetting means resets the transistor in such a way as to inhibit the transistor from operating in a subthreshold region when the amount of light incident on the photosensitive element is below a predetermined level.

[0010] Alternatively, according to another aspect of the present invention, in a solid-state image-sensing device as described above, the resetting means resets the transistor in such a way as to, on the one hand, keep the transistor in a cut-off state when the amount of light incident on the photosensitive element is below a predetermined level so that an output linearly proportional to the amount of light incident on the photosensitive element appears at the control electrode of the transistor and, on the other hand, permit the transistor to operate

in a subthreshold region when the amount of light incident on the photosensitive element is equal to or above the predetermined level so that an output logarithmically proportional to the amount of light incident on the photosensitive element appears at the control electrode of the transistor.

#### BRIEF DESCRIPTION OF THE DRAWINGS

[0011] This and other objects and features of the present invention will become clear from the following description, taken in conjunction with the preferred embodiments with reference to the accompanying drawings in which:

- Fig. 1 is a block diagram illustrating the overall configuration of a two-dimensional solid-state image-sensing device embodying the invention;
- Figs. 2A and 2B are diagrams showing a portion of Fig. 1;
- Fig. 3 is a circuit diagram showing an example of the configuration of each pixel in a first embodiment of the invention;
- Fig. 4 is a timing chart showing the operation of each pixel in the first embodiment;
- Fig. 5 is a circuit diagram showing an example of the configuration of each pixel in a second embodiment of the invention;
- Fig. 6 is a timing chart showing the operation of each pixel in the second embodiment;
- Fig. 7 is a circuit diagram showing an example of the configuration of each pixel in a third embodiment of the invention;
- Fig. 8 is a circuit diagram showing an example of the configuration of each pixel in a fourth embodiment of the invention;
- Fig. 9 is a circuit diagram showing an example of the configuration of each pixel in a fifth embodiment of the invention;
- Fig. 10 is a timing chart showing the operation of each pixel in the fifth embodiment;
- Fig. 11 is a circuit diagram showing an example of the configuration of each pixel in a sixth embodiment of the invention;
- Fig. 12 is a timing chart showing the operation of each pixel in the sixth embodiment;
- Fig. 13 is a circuit diagram showing an example of the configuration of each pixel in a seventh embodiment of the invention;
- Fig. 14 is a circuit diagram showing an example of the configuration of each pixel in an eighth embodiment of the invention;
- Fig. 15 is a circuit diagram showing another example of the configuration of each pixel in a fifth embodiment of the invention;
- Fig. 16 is a circuit diagram showing another example of the configuration of each pixel in a sixth embodiment of the invention;

Fig. 17 is a circuit diagram showing another example of the configuration of each pixel in a seventh embodiment of the invention;

Fig. 18 is a circuit diagram showing another example of the configuration of each pixel in an eighth embodiment of the invention;

Fig. 19 is a circuit diagram showing another example of the configuration of each pixel in a fifth embodiment of the invention;

Fig. 20 is a circuit diagram showing another example of the configuration of each pixel in a sixth embodiment of the invention;

Fig. 21 is a circuit diagram showing another example of the configuration of each pixel in a seventh embodiment of the invention;

Fig. 22 is a circuit diagram showing another example of the configuration of each pixel in an eighth embodiment of the invention;

Fig. 23 is a circuit diagram showing an example of the configuration of each pixel in a ninth embodiment of the invention;

Fig. 24 is a timing chart showing the operation of each pixel in the ninth embodiment;

Figs. 25A to 25F are diagrams showing the structure of the pixel shown in Fig. 23 and the potential relationship observed therein;

Fig. 26 is a circuit diagram showing an example of the configuration of each pixel in a tenth embodiment of the invention;

Fig. 27 is a timing chart showing the operation of each pixel in the tenth embodiment;

Fig. 28 is a circuit diagram showing an example of the configuration of each pixel in an eleventh embodiment of the invention;

Fig. 29 is a block diagram illustrating the overall configuration of a two-dimensional solid-state image-sensing device embodying the invention, in a case where P-channel MOS transistors are used as active elements in each pixel;

Figs. 30A and 30B are diagrams showing a portion of Fig. 29;

Fig. 31 is a circuit diagram showing an example of the configuration of each pixel in a twelfth embodiment of the invention;

Fig. 32 is a circuit diagram showing an example of the configuration of each pixel in a thirteenth embodiment of the invention;

Fig. 33 is a circuit diagram showing an example of the configuration of each pixel in a fourteenth embodiment of the invention;

Fig. 34 is a circuit diagram showing an example of the configuration of each pixel in a fifteenth embodiment of the invention;

Fig. 35 is a circuit diagram showing an example of the configuration of each pixel in a sixteenth embodiment of the invention;

Fig. 36 is a circuit diagram showing an example of the configuration of each pixel in a seventeenth embodiment of the invention;

bodiment of the invention;  
Fig. 37 is a circuit diagram showing an example of the configuration of each pixel in an eighteenth embodiment of the invention;  
Fig. 38 is a circuit diagram showing an example of the configuration of each pixel in a nineteenth embodiment of the invention;  
Fig. 39 is a circuit diagram showing another example of the configuration of each pixel in a sixteenth embodiment of the invention;  
Fig. 40 is a circuit diagram showing another example of the configuration of each pixel in a seventeen embodiment of the invention;  
Fig. 41 is a circuit diagram showing another example of the configuration of each pixel in an eighteenth embodiment of the invention;  
Fig. 42 is a circuit diagram showing another example of the configuration of each pixel in a nineteenth embodiment of the invention;  
Fig. 43 is a circuit diagram showing another example of the configuration of each pixel in a sixteenth embodiment of the invention;  
Fig. 44 is a circuit diagram showing another example of the configuration of each pixel in a seventeen embodiment of the invention;  
Fig. 45 is a circuit diagram showing another example of the configuration of each pixel in an eighteenth embodiment of the invention;  
Fig. 46 is a circuit diagram showing another example of the configuration of each pixel in a nineteenth embodiment of the invention;  
Fig. 47 is a circuit diagram showing an example of the configuration of each pixel in a twentieth embodiment of the invention;  
Fig. 48 is a circuit diagram showing an example of the configuration of each pixel in a twenty-first embodiment of the invention;  
Fig. 49 is a circuit diagram showing an example of the configuration of each pixel in a twenty-second embodiment of the invention; and  
Fig. 50 is a block diagram showing the internal configuration of an image input apparatus incorporating the solid-state image-sensing device of one of the embodiments of the invention.

#### DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0012] Fig. 1 schematically shows the configuration of a portion of a two-dimensional MOS-type solid-state image-sensing device embodying the invention. In this figure, reference symbols G<sub>11</sub> to G<sub>m n</sub> represent pixels arranged in rows and columns (in a matrix). Reference numeral 2 represents a vertical scanning circuit, which scans rows (lines) 4-1, 4-2, ..., 4-n sequentially. Reference numeral 3 represents a horizontal scanning circuit, which reads out photoelectric conversion signals, which are delivered from the pixels to output signal lines 6-1,

6-2, ..., 6-m, sequentially pixel by pixel in the horizontal direction. Reference numeral 5 represents a power line. In reality, the individual pixels are connected not only to the lines 4-1, 4-2, ..., 4-n, the output signal lines 6-1, 5 6-2, ..., 6-m, and the power line 5 mentioned above, but also to other lines (for example, clock lines and bias supply lines); however, these other lines are omitted in Fig. 1.

[0013] As shown in the figure, for each of the output 10 signal lines 6-1, 6-2, ..., 6-m, there is provided a pair of N-channel MOS transistors Q1 and Q2. Here, a description will be given only with respect to the output signal line 6-1 as a representative. The MOS transistor Q1 has its gate connected to a direct-current voltage line 7, has its drain connected to the output signal line 6-1, and has its source connected to a line 8 of a direct-current voltage VPSA. On the other hand, the MOS transistor Q2 has its drain connected to the output signal line 6-1, has its source connected to a signal line 9 serving as a final 15 destination line, and has its gate connected to the horizontal scanning circuit 3.

[0014] As will be described later, the pixels G<sub>11</sub> to G<sub>m n</sub> are each provided with an N-channel MOS transistor Ta that outputs a signal based on the photoelectric 20 charge that has been generated therein. This MOS transistor Ta and the MOS transistor Q1 described above are interconnected as shown in Fig. 2A. The MOS transistor Ta corresponds to the MOS transistor T4 in the second to fourth, sixth to eighth, tenth, and eleventh embodiments, and to the MOS transistor T2 in the first, fifth, and ninth embodiments. Here, the direct-current voltage VPSA connected to the source of the MOS transistor Q1 and a direct-current voltage VPDA connected to the drain of the MOS transistor Ta fulfill the relation VPDA 25 > VPSA, where VPSA equals, for example, the ground voltage. In this circuit configuration, the upper-stage MOS transistor Ta receives a signal at its gate, and the lower-stage MOS transistor Q1 receives a direct-current voltage DC at its gate all the time. Hence, the lower-stage MOS transistor Q1 is equivalent to a resistor or constant-current source, and thus the circuit shown in Fig. 2A acts as an amplifier circuit of a source follower type. In this case, it can safely be said that the amplification performed by the MOS transistor Ta yields a current 30 as its output.

[0015] The MOS transistor Q2 is controlled by the horizontal scanning circuit 3 so as to act as a switching device. As will be described later, in all the embodiments shown in Fig. 3 and the subsequent figures, each pixel 35 is further provided with an N-channel MOS transistor T3 that acts as a switch. If this MOS transistor T3 is illustrated explicitly, the circuit shown in Fig. 2A has a configuration as shown in Fig. 2B. Specifically, the MOS transistor T3 is inserted between the MOS transistor Q1 and the MOS transistor Ta. Here, the MOS transistor T3 serves to select a row, and the MOS transistor Q2 40 serves to select a column. The circuit configurations shown in Figs. 1, 2A, and 2B are common to all of the 45

first to eleventh embodiments described below.

[0016] With the circuit configuration shown in Figs. 2A and 2B, it is possible to output signals at a high gain. As a result, even in cases where photocurrents generated in photosensitive elements are converted natural-logarithmically to obtain a wide dynamic range, and thus output signals are low if they are output as they are, the amplifier circuit described above amplifies the signals to a sufficiently high level, and thereby makes them easier to process in the signal processing circuit (not shown) in the succeeding stage. Alternatively, the MOS transistor Q1, which constitutes a load resistor in the amplifier circuit, may be provided not within each pixel, but one for each of the output signal lines 6-1, 6-2, ..., 6-m, to each of which a plurality of pixels arranged in the corresponding column are connected collectively. This helps reduce the number of load resistors or constant-current sources, and thereby reduce the area occupied by the amplifier circuit on a semiconductor chip.

### First Embodiment

[0017] Now, a first embodiment of the invention, which is applicable to each pixel in the circuit configuration shown in Fig. 1, will be described with reference to the drawings. Fig. 3 is a circuit diagram showing the configuration of each pixel provided in a solid-state image-sensing device in this embodiment.

[0018] In Fig. 3, a pn photodiode PD serves as a photosensitive portion (photoelectric conversion portion). The anode of this photodiode PD is connected to the gate and drain of a MOS transistor T1 and to the gate of a MOS transistor T2. The source of the MOS transistor T2 is connected to the drain of a MOS transistor T3 for row-selection. The source of the MOS transistor T3 is connected to an output signal line 6 (this output signal line 6 corresponds to the output signal lines 6-1, 6-2, ..., 6-m shown in Fig. 1). The MOS transistors T1 to T3 are all N-channel MOS transistors with their back gates grounded.

[0019] A direct-current voltage VPD is applied to the cathode of the photodiode PD and to the drain of the MOS transistor T2. A signal  $\phi_{VPS}$  is fed to the source of the MOS transistor T1. A signal  $\phi_V$  is fed to the gate of the MOS transistor T3. Here, the signal  $\phi_{VPS}$  is a binary voltage signal that takes either a level VH that makes the MOS transistor T1 operate in a subthreshold region when the amount of incident light is above a predetermined level or a level VL that is lower than the level VH and brings the MOS transistor T1 into a conducting state. This pixel configured as described above operates in the following manner.

[0020] As shown in a timing chart in Fig. 4, when a pulse is fed as the signal  $\phi_V$  to the gate of the MOS transistor T3, an output signal is read out. Then, the signal  $\phi_{VPS}$  is turned to the level VL to perform a resetting operation. Here, electric charge of the opposite polarity to the electric charge that has been accumulated be-

tween the source and drain of the MOS transistor T1 flows into the MOS transistor T1 through the MOS transistor T1, and thereby the gate voltage of the MOS transistor T1 is reset.

[0021] While the signal  $\phi_{VPS}$  is kept at the level VL to perform the resetting operation in this way, a high-level pulse is fed as the signal  $\phi_V$  to the gate of the MOS transistor T3 to read out a noise signal obtained during the resetting operation. Here, the gate voltage of the MOS transistor T1 in its reset state is fed to the gate of the MOS transistor T2. As a result, the gate voltage of the MOS transistor T1 is current-amplified by the MOS transistor T2, and is then delivered through the MOS transistor T3 to the output signal line 6.

[0022] Moreover, the drain voltage of the MOS transistor Q1, which is determined by the on-state resistances of the MOS transistor T2 and the MOS transistor Q1 (Fig. 2) and the current flowing therethrough, appears as a noise signal on the output signal line 6. After the noise signal is read out in this way, the MOS transistor T3 is turned off, and then the signal  $\phi_{VPS}$  is turned to the level VH in preparation for an image-sensing operation that is to follow.

[0023] When the signal  $\phi_{VPS}$  is turned to the level VH, the image-sensing operation is started, and an amount of photoelectric charge commensurate with the amount of incident light flows from the photodiode PD into the MOS transistor T1. The MOS transistor T1 is now in a cut-off state, and therefore the photoelectric charge is accumulated at the gate of the MOS transistor T1. Accordingly, when the brightness of the subject being sensed is low, and thus the amount of light incident on the photodiode PD is small, a voltage commensurate with the amount of photoelectric charge accumulated at the gate of the MOS transistor T1 appears at the gate of the MOS transistor T1. As a result, a voltage linearly proportional to the integral of the amount of incident light appears at the gate of the MOS transistor T1.

[0024] By contrast, when the brightness of the subject being sensed is high, and thus the amount of light incident on the photodiode PD is large, the voltage commensurate with the amount of photoelectric charge accumulated at the gate of the MOS transistor T1 is high. This causes the MOS transistor T1 to operate in a sub-threshold region. As a result, a voltage natural-logarithmically proportional to the amount of incident light appears at the gate of the MOS transistor T1.

[0025] In this way, a voltage linearly or natural-logarithmically proportional to the amount of incident light appears at the gates of the MOS transistors T1 and T2. Then, in the same manner as described above, a pulse is fed as the signal  $\phi_V$  to the gate of the MOS transistor T3, so that the gate voltage of the MOS transistor T1, which is linearly or natural-logarithmically proportional to the amount of incident light, is current-amplified by the MOS transistor T2, and is then delivered through the MOS transistor T3 to the output signal line 6. Moreover, the drain voltage of the MOS transistor Q1, which is de-

terminated by the on-state resistances of the MOS transistor T2 and the MOS transistor Q1 and the current flowing therethrough, appears as an image signal on the output signal line 6.

[0026] Among the individual pixels each operating as described above, the threshold voltage of the MOS transistor T1 varies from one pixel to another, and therefore, when the signal  $\phi_{VPS}$  is at the level VH, the voltage at which a switching from linear conversion to logarithmic conversion takes place is  $VH + V_{TH} - K$  (where  $V_{TH}$  represents the threshold voltage of the MOS transistor T1 and K represents a constant). In this embodiment, when the signal  $\phi_{VPS}$  is at the level VL, the voltage at the gate electrode of the MOS transistor T1 is substantially equal to  $VL + V_{TH}$  in practical terms. Thus, the difference is  $\Delta V = VH - VL - K$ ; that is, the amount of electric charge that is required to effect a transition from a reset state to the aforementioned switching point is substantially constant irrespective of variations in the threshold voltage of the MOS transistor T1 among the individual pixels.

[0027] Therefore, the amount of photoelectric charge that flows into the MOS transistor T1 before the gate voltage of the MOS transistor T1 reaches the voltage at which a switching to logarithmic conversion takes place is equal in all the pixels. Thus, the amount of electric charge that is generated in the photodiode PD when a switching to logarithmic conversion takes place is equal in all the pixels, and therefore the amount of light incident on the photodiode PD when a switching to logarithmic conversion takes place is equal in all the pixels. That is, in all the pixels, the brightness of the subject at which a switching from linear conversion to logarithmic conversion takes place is equal. In this way, it is possible to reduce the effect of variations in the threshold voltage of the MOS transistor T1 among the individual pixels on their switching from one type of conversion to another.

[0028] By varying the level VL of the signal  $\phi_{VPS}$  in the resetting operation, it is possible to vary the range in which the gate voltage VG of the MOS transistor T1 is allowed to vary in linear conversion. Thus, by varying the level VL of the signal  $\phi_{VPS}$  in the resetting operation, it is possible to set the switching point, which corresponds to the brightness of the subject at which a switching from linear conversion to logarithmic conversion takes place in the individual pixels, at the desired level.

[0029] The noise signals from the individual pixels are fed out by way of the signal line 9 shown in Fig. 1, serially from one pixel after another, so as to be stored as pixel-by-pixel noise signals in a memory provided in the succeeding circuit. Then, the image signals from the individual pixels are corrected with the noise signals thus stored. In this way, it is possible to eliminate, from the image signals, components resulting from variations in characteristics among the individual pixels. A practical example of how this correction is achieved is shown in Fig. 50 and will be described later. Alternatively, similar

correction may be realized by providing memories, such as line memories, within the pixels.

## Second Embodiment

[0030] Now, a second embodiment of the invention will be described with reference to the drawings. Fig. 5 is a circuit diagram showing the configuration of each pixel provided in a solid-state image-sensing device in this embodiment. In the following description, such circuit elements, signal lines, etc. as serve the same purposes as in the pixel shown in Fig. 3 are identified with the same reference numerals or symbols, and their detailed explanations will not be repeated.

[0031] As shown in Fig. 5, the pixel of this embodiment is obtained by additionally providing, in the pixel of the first embodiment (Fig. 3), a capacitor C1 that has one end connected to the source of the MOS transistor T2, and a MOS transistor T4 that has its gate connected to the source of the MOS transistor T2. The MOS transistor T4 has its source connected to the drain of the MOS transistor T3, and receives the direct-current voltage VPD at its drain. Moreover, a signal  $\phi_D$  is fed to the drain of the MOS transistor T2, and a direct-current voltage VPS is applied to the other end of the capacitor C1. The MOS transistor T4, like the MOS transistors T1 to T3, is an N-channel MOS transistor with its back gate grounded. This pixel configured as described above operates in the following manner.

[0032] As shown in a timing chart in Fig. 6, when a pulse is fed as the signal  $\phi_V$  to the gate of the MOS transistor T3, an output signal is read out. Then, the signal  $\phi_{VPS}$  is turned to the level VL to perform a resetting operation. Here, through the MOS transistor T1, the gate voltage of the MOS transistor T1 is reset. While the signal  $\phi_{VPS}$  is kept at the level VL to perform the resetting operation in this way, first, a low-level pulse is fed as the signal  $\phi_D$  to the drain of the MOS transistor T2, so that the electric charge accumulated in the capacitor C1 is discharged through the MOS transistor T2 to the signal line of the signal  $\phi_D$ . This initializes the voltage at the node between the capacitor C1 and the source of the MOS transistor T2.

[0033] Then, the gate voltage of the MOS transistor T1 in its reset state is fed to the gate of the MOS transistor T2, so that a current commensurate with the gate voltage of the MOS transistor T1 flows through the MOS transistor T2, as its drain current, to the capacitor C1, and thus charges the capacitor C1. As a result, the voltage at the node between the capacitor C1 and the source of the MOS transistor T2 is now commensurate with the gate voltage of the MOS transistor T1 in its reset state.

[0034] Next, a high-level pulse is fed as the signal  $\phi_V$  to the gate of the MOS transistor T3 to read out a noise signal obtained during the resetting operation. Here, the voltage at the node between the capacitor C1 and the source of the MOS transistor T2 is fed to the MOS tran-

sistor T4, which current-amplifies it to produce an output current, which is then delivered through the MOS transistor T3 to the output signal line 6. After the noise signal obtained during the resetting operation is read out in this way, a low-level signal is fed as the signal  $\phi D$  to the drain of the MOS transistor T2 again to reset the voltage at the node between the capacitor C1 and the source of the MOS transistor T2. Then, the signal  $\phi VPS$  is turned to the level VH in preparation for an image-sensing operation.

[0035] When the signal  $\phi VPS$  is turned to the level VH, the image-sensing operation is started, and a voltage linearly or natural-logarithmically proportional to the amount of incident light appears at the gates of the MOS transistors T1 and T2. This voltage linearly or natural-logarithmically proportional to the amount of incident light is current-amplified by the MOS transistor T2, and the resulting current, i.e. the drain current of the MOS transistor T2, flows to the capacitor C1, and thus charges the capacitor C1. As a result, the voltage at the node between the capacitor C1 and the source of the MOS transistor T2 is now linearly or natural-logarithmically proportional to the integral of the amount of incident light.

[0036] Then, in the same manner as described above, a high-level pulse is fed as the signal  $\phi V$  to the gate of the MOS transistor T3 to read out an image signal obtained during the image-sensing operation. Here, the voltage at the node between the capacitor C1 and the source of the MOS transistor T2 is fed to the MOS transistor T4, which current-amplifies it to produce an output current, which is then delivered through the MOS transistor T3 to the output signal line 6. As a result, the output current thus delivered to the output signal line 6 is linearly or natural-logarithmically proportional to the integral of the amount of incident light.

[0037] While the image-sensing operation is being performed in this way, as in the first embodiment, the MOS transistor T2 receives at its gate, if the brightness is below a predetermined level, a voltage linearly proportional to the integral of the amount of incident light or, if the brightness is equal to or above the predetermined level, a voltage natural-logarithmically proportional to the integral of the amount of incident light.

[0038] With each pixel configured as described above, by varying the level VL of the signal  $\phi VPS$  in the resetting operation, it is possible to vary the brightness of the subject at which a switching from linear conversion to logarithmic conversion takes place in the individual pixels. Moreover, in this embodiment, the use of the capacitor C1 makes it possible to integrate the output signal before it is fed out. The capacitor C1 absorbs and eliminates, from the output signal, undesirable components such as fluctuation originating from a light source and high-frequency noise. Thus, it is possible to obtain output signals with a satisfactory S/N ratio.

[0039] The noise signals from the individual pixels are fed out by way of the signal line 9 shown in Fig. 1, serially

from one pixel after another, so as to be stored as pixel-by-pixel noise signals in a memory provided in the succeeding circuit. Then, the image signals from the individual pixels are corrected with the noise signals thus stored.

5 In this way, it is possible to eliminate, from the image signals, components resulting from variations in characteristics among the individual pixels. A practical example of how this correction is achieved is shown in Fig. 50 and will be described later. Alternatively, similar 10 correction may be realized by providing memories, such as line memories, within the pixels.

### Third Embodiment

15 [0040] Now, a third embodiment of the invention will be described with reference to the drawings. Fig. 7 is a circuit diagram showing the configuration of each pixel provided in a solid-state image-sensing device in this embodiment. In the following description, such circuit elements, signal lines, etc. as serve the same purposes as in the pixel shown in Fig. 5 are identified with the same reference numerals or symbols, and their detailed explanations will not be repeated.

[0041] As shown in Fig. 7, the pixel of this embodiment is obtained by additionally providing, in the pixel of the second embodiment (Fig. 5), a MOS transistor T5 that has its drain connected to the node between the source of the MOS transistor T2 and the capacitor C1, a capacitor C2 that has one end connected to the source 20 of the MOS transistor T5, and a MOS transistor T6 that has its drain connected to the source of the MOS transistor T5. A direct-current voltage VRS is applied to the source of the MOS transistor T6, and a signal  $\phi RS$  is fed to the gate of the MOS transistor T6. A signal  $\phi S$  is fed to the gate of the MOS transistor T5, and the voltage VPS is fed to the other end of the capacitor C2. The MOS transistors T5 and T6, like the MOS transistors T1 to T4, are N-channel MOS transistors with their back-gates grounded. This pixel configured as described above operates in the following manner.

[0042] When a pulse is fed as the signal  $\phi V$  to the gate of the MOS transistor T3, an output signal is read out. Then, the signal  $\phi VPS$  is turned to the level VL to perform a resetting operation. Here, through the MOS transistor T1, the gate voltage of the MOS transistor T1 is reset. While the signal  $\phi VPS$  is kept at the level VL to perform the resetting operation in this way, first, a low-level pulse is fed as the signal  $\phi D$  to the drain of the MOS transistor T2, so that the electric charge accumulated in the capacitor C1 is discharged through the MOS transistor T2 to the signal line of the signal  $\phi D$ . This initializes the voltage at the node between the capacitor C1 and the source of the MOS transistor T2. Moreover, a pulse is fed in as the signal  $\phi RS$  to initialize the capacitor C2.

[0043] Then, the gate voltage of the MOS transistor T1 in its reset state is fed to the gate of the MOS transistor T2, so that a current commensurate with the gate

voltage of the MOS transistor T1 flows through the MOS transistor T2, as its drain current, to the capacitor C1, and thus charges the capacitor C1. As a result, the voltage at the node between the capacitor C1 and the source of the MOS transistor T2 is now commensurate with the gate voltage of the MOS transistor T1 in its reset state. Then, the signal  $\phi_{VPS}$  is turned to the level VH in preparation for an image-sensing operation that is to follow. The manipulation of the signals  $\phi_D$  and  $\phi_{VPS}$  here is performed simultaneously for all the pixels G11 to Gmn shown in Fig. 1.

[0044] When the signal  $\phi_{VPS}$  is turned to the level VH, the image-sensing operation is started, and a voltage linearly or natural-logarithmically proportional to the amount of incident light appears at the gates of the MOS transistors T1 and T2. This voltage linearly or natural-logarithmically proportional to the amount of incident light is current-amplified by the MOS transistor T2, and the resulting current, i.e. the drain current of the MOS transistor T2, flows to the capacitor C1, and thus charges the capacitor C1. As a result, the voltage at the node between the capacitor C1 and the source of the MOS transistor T2 is now linearly or natural-logarithmically proportional to the integral of the amount of incident light.

[0045] Next, a high-level pulse is fed as the signal  $\phi_S$  to the gate of the MOS transistor T5 to bring this MOS transistor T5 into a conducting state, so that the voltage at the node between the capacitor C1 and the source of the MOS transistor T2 is sampled by the capacitor C2. As a result, the voltage at the node between the capacitor C2 and the gate of the MOS transistor T4 is now linearly or natural-logarithmically proportional to the integral of the amount of incident light. The operations performed after the image-sensing operation is started until the signal  $\phi_S$  is fed in are performed simultaneously for all the pixels G11 to Gmn shown in Fig. 1.

[0046] While the image-sensing operation is being performed in this way, as in the first embodiment, the MOS transistor T2 receives at its gate, if the brightness is below a predetermined level, a voltage linearly proportional to the amount of incident light or, if the brightness is equal to or above the predetermined level, a voltage natural-logarithmically proportional to the amount of incident light.

[0047] Thereafter, a high-level pulse is fed as the signal  $\phi_V$  to the gate of the MOS transistor T3 to read out an image signal obtained during the image-sensing operation. Here, the voltage at the node between the capacitor C2 and the gate of the MOS transistor T4 is fed to the MOS transistor T4, which current-amplifies it to produce an output current, which is then delivered through the MOS transistor T3 to the output signal line 6. As a result, the output current thus delivered to the output signal line 6 is linearly or natural-logarithmically proportional to the integral of the amount of incident light.

[0048] With each pixel configured as described

above, by varying the level VL of the signal  $\phi_{VPS}$  in the resetting operation, it is possible to vary the brightness of the subject at which a switching from linear conversion to logarithmic conversion takes place in the individual pixels. Moreover, in this embodiment, the use of the capacitor C1 makes it possible to integrate the output signal before it is fed out. The capacitor C1 absorbs and eliminates, from the output signal, undesirable components such as fluctuation originating from a light source

- 5 and high-frequency noise. Thus, it is possible to obtain output signals with a satisfactory S/N ratio. Moreover, by feeding the signal  $\phi_S$  simultaneously to all the pixels, it is possible to sample, by using the capacitor C2, the image signals obtained through integration performed
- 10 simultaneously in the individual pixels. This makes it possible to sense a fast-moving subject with no distortion in the image obtained.
- 15

#### Fourth Embodiment

- 20 [0049] Now, a fourth embodiment of the invention will be described with reference to the drawings. Fig. 8 is a circuit diagram showing the configuration of each pixel provided in a solid-state image-sensing device in this embodiment. In the following description, such circuit elements, signal lines, etc. as serve the same purposes as in the pixel shown in Fig. 7 are identified with the same reference numerals or symbols, and their detailed explanations will not be repeated.
- 25 [0050] As shown in Fig. 8, the pixel of this embodiment is obtained by omitting the MOS transistor T2 from the pixel of the third embodiment (Fig. 7). Specifically, the node between the drain and gate of the MOS transistor T1 is connected to the node between the capacitor C1 and the drain of the MOS transistor T5. This pixel configured as described above operates in the following manner.
- 30 [0051] When a pulse is fed as the signal  $\phi_V$  to the gate of the MOS transistor T3, an output signal is read out.
- 35 [0052] Then, the signal  $\phi_{VPS}$  is turned to the level VL to perform a resetting operation. Here, through the MOS transistor T1, the gate voltage of the MOS transistor T1 is reset, and the capacitor C1 is initialized. Moreover, a pulse is fed in as the signal  $\phi_{RS}$  to initialize the capacitor C2.
- 40 [0053] Thereafter, when the signal  $\phi_{VPS}$  is turned to the level VH, an image-sensing operation is started, and a voltage linearly or natural-logarithmically proportional to the amount of incident light appears at the gate of the MOS transistor T1. This voltage linearly or natural-logarithmically proportional to the amount of incident light is sampled by the capacitor C1. Next, a high-level pulse is fed as the signal  $\phi_S$  to the gate of the MOS transistor T5 to bring this MOS transistor T5 into a conducting state, so that the voltage sampled by the capacitor C1 is sampled by the capacitor C2. As a result, the voltage at the node between the capacitor C2 and the gate of the MOS transistor T4 is now linearly or natural-logarith-
- 45
- 50
- 55

mically proportional to the amount of incident light. The operations performed after the image-sensing operation is started until the signal  $\phi S$  is fed in are performed simultaneously for all the pixels G11 to Gmn shown in Fig. 1.

[0053] While the image-sensing operation is being performed in this way, as in the third embodiment, an output linearly proportional to the amount of incident light or an output natural-logarithmically proportional to the amount of incident light is sampled in the capacitor C1.

[0054] With each pixel configured as described above, by varying the level VL of the signal  $\phi VPS$  in the resetting operation, it is possible to vary the brightness of the subject at which a switching from linear conversion to logarithmic conversion takes place in the individual pixels. Moreover, in this embodiment, the use of the capacitor C1 makes it possible to integrate the output signal before it is fed out. The capacitor C1 absorbs and eliminates, from the output signal, undesirable components such as fluctuation originating from a light source and high-frequency noise. Thus, it is possible to obtain output signals with a satisfactory S/N ratio. Moreover, by feeding the signal  $\phi S$  simultaneously to all the pixels, it is possible to sample, by using the capacitor C2, the image signals obtained through sampling performed simultaneously in the individual pixels by using capacitor C1. This makes it possible to sense a fast-moving subject with no distortion in the image obtained.

#### Fifth Embodiment

[0055] Now, a fifth embodiment of the invention will be described with reference to the drawings. Fig. 9 is a circuit diagram showing the configuration of each pixel provided in a solid-state image-sensing device in this embodiment. In the following description, such circuit elements, signal lines, etc. as serve the same purposes as in the pixel shown in Fig. 3 are identified with the same reference numerals or symbols, and their detailed explanations will not be repeated.

[0056] As shown in Fig. 9, the pixel of this embodiment is obtained by additionally providing, in the pixel of the first embodiment (Fig. 3), a MOS transistor T7 that is connected between the anode of the photodiode PD and the drain of the MOS transistor T1. The MOS transistor T7 has its drain connected to the anode of the photodiode PD, has its source connected to the drain of the MOS transistor T1, and receives a signal  $\phi SW$  at its gate. The MOS transistor T7, like the MOS transistors T1 to T3, is an N-channel MOS transistor with its back gate grounded.

[0057] In this pixel configured as described above, in either of a resetting or image-sensing operation, by keeping a high level fed as the signal  $\phi SW$  to the gate of the MOS transistor T7 so as to keep the MOS transistor T7 on, it is possible to keep the pixel in the same state as the pixel of the first embodiment. That is, by

keeping the MOS transistor T7 on so as to keep the anode of the photodiode PD electrically connected to the drain of the MOS transistor T1; it is possible to switch between linear conversion and logarithmic conversion

5 automatically according to the brightness of the subject.

Thus, how this pixel operates when the MOS transistor T7 is kept on is the same as described earlier in connection with the first embodiment, and therefore will not be described anew.

10 [0058] On the other hand, by turning the MOS transistor T7 on and off with predetermined timing in a resetting operation, it is possible to make the pixel configured as shown in Fig. 9 perform logarithmic conversion over the entire brightness range in an image-sensing

15 operation. Now, how the pixel configured as shown in Fig. 9 operates when it performs logarithmic conversion over the entire brightness range in an image-sensing operation in this way will be described. In this case, the signal  $\phi VPS$  takes either a level  $Vh$  that is substantially

20 equal to the direct-current voltage VPS and makes the MOS transistor T1 operate in a subthreshold region or a level  $V1$  that is lower than the level  $Vh$  and brings the MOS transistor T1 into a conducting state.

[0059] As shown in a timing chart in Fig. 10, when a

25 pulse is fed as the signal  $\phi V$  to the gate of the MOS transistor T3, an output signal is read out. Then, the signal  $\phi SW$  is turned to a low level to perform a resetting operation. Here, negative electric charge flows into the MOS transistor T1 through its source, and is recom-

30 bined with the positive electric charge accumulated at the gate and drain of the MOS transistor T1, at the gate of the MOS transistor T2, and at the anode of the photodiode PD. As a result, the resetting operation progresses to a certain degree, permitting the potential at the drain and sub-gate region of the MOS transistor T1 to lower.

[0060] However, as the potential at the drain and sub-gate region of the MOS transistor T1 is being reset to its original level, when the potential becomes equal to a certain level, the resetting operation slows down. This slowing down is particularly remarkable when a bright subject suddenly becomes dim. To avoid this, next, the signal  $\phi VPS$  fed to the source of the MOS transistor T1 is turned to the level  $V1$ . Lowering the source voltage of

40 the MOS transistor T1 in this way increases the amount of negative electric charge that flows into the MOS transistor T1 through its source. This prompts the recombination of the positive electric charge accumulated at the gate and drain of the MOS transistor T1, at the gate of the MOS transistor T2, and at the anode of the photodiode PD.

[0061] Thus, the potential at the drain and sub-gate region of the MOS transistor T1 lowers further. Then, the signal  $\phi VPS$  fed to the source of the MOS transistor

50 T1 is turned to the level  $Vh$ , so that the MOS transistor T1 is reset to its original potential state. After the MOS transistor T1 is reset to its original potential state in this way, a high-level pulse is fed as the signal  $\phi V$  to the gate

of the MOS transistor T3 to read out a noise signal obtained during the resetting operation. After the noise signal is read out in this way, the MOS transistor T3 is turned off, and then the signal  $\phi_{SW}$  is turned to a high level in preparation for an image-sensing operation that is to follow.

[0062] When the signal  $\phi_{SW}$  is turned to a high level, the image-sensing operation is started, and an amount of photoelectric charge commensurate with the amount of incident light flows from the photodiode PD into the MOS transistor T1. Now, the MOS transistor T1 receives as its source voltage the level  $V_h$  as the signal  $\phi_{VPS}$ , and therefore operates in a subthreshold region. As a result, a voltage natural-logarithmically proportional to the photocurrent appears at the gates of the MOS transistors T1 and T2.

[0063] When a voltage natural-logarithmically proportional to the amount of incident light appears at the gates of the MOS transistors T1 and T2 in this way, in the same manner as described above, a pulse is fed as the signal  $\phi V$  to the gate of the MOS transistor T3. As a result, the gate voltage of the MOS transistor T1, which is natural-logarithmically proportional to the amount of incident light, is current-amplified by the MOS transistor T2, and is then delivered through the MOS transistor T3 to the output signal line 6. After an image signal is read out in this way, the resetting operation described earlier is performed.

[0064] In this way, by turning the MOS transistor T7 off in the resetting operation, it is possible to reset the MOS transistor T1 without the influence of the photocurrent flowing from the photodiode PD. On the other hand, in the image-sensing operation, the MOS transistor T1 operates in a subthreshold region all the time, and therefore it is possible to make the pixel perform logarithmic conversion over the entire brightness range.

[0065] The noise signals from the individual pixels are fed out by way of the signal line 9 shown in Fig. 1, serially from one pixel after another, so as to be stored as pixel-by-pixel noise signals in a memory provided in the succeeding circuit. Then, the image signals from the individual pixels are corrected with the noise signals thus stored. In this way, it is possible to eliminate, from the image signals, components resulting from variations in characteristics among the individual pixels. A practical example of how this correction is achieved is shown in Fig. 50 and will be described later. Alternatively, similar correction may be realized by providing memories, such as line memories, within the pixels.

#### Sixth Embodiment

[0066] Now, a sixth embodiment of the invention will be described with reference to the drawings. Fig. 11 is a circuit diagram showing the configuration of each pixel provided in a solid-state image-sensing device in this embodiment. In the following description, such circuit elements, signal lines, etc. as serve the same purposes

as in the pixel shown in Fig. 5 are identified with the same reference numerals or symbols, and their detailed explanations will not be repeated.

[0067] As shown in Fig. 11, the pixel of this embodiment, like that of the fifth embodiment (Fig. 9), is obtained by additionally providing, in the pixel of the second embodiment (Fig. 5), a MOS transistor T7 that is connected between the anode of the photodiode PD and the drain of the MOS transistor T1. The MOS transistor T7 has its drain connected to the anode of the photodiode PD, has its source connected to the drain of the MOS transistor T1, and receives a signal  $\phi_{SW}$  at its gate.

[0068] In this pixel configured as described above, as in the fifth embodiment, in either of a resetting or image-sensing operation, by keeping a high level fed as the signal  $\phi_{SW}$  to the gate of the MOS transistor T7 so as to keep the MOS transistor T7 on, it is possible to keep the pixel in the same state as the pixel of the second embodiment. That is, by keeping the MOS transistor T7 on so as to keep the anode of the photodiode PD electrically connected to the drain of the MOS transistor T1, it is possible to switch between linear conversion and logarithmic conversion automatically according to the brightness of the subject. Thus, how this pixel operates when the MOS transistor T7 is kept on is the same as described earlier in connection with the second embodiment, and therefore will not be described anew.

[0069] On the other hand, as in the fifth embodiment, by turning the MOS transistor T7 on and off with predetermined timing in a resetting operation, it is possible to make the pixel configured as shown in Fig. 11 perform logarithmic conversion over the entire brightness range in an image-sensing operation. Now, how the pixel configured as shown in Fig. 11 operates when it performs logarithmic conversion over the entire brightness range in an image-sensing operation in this way will be described. In this case, the signal  $\phi_{VPS}$  takes either a level  $V_h$  that is substantially equal to the direct-current voltage  $V_{PS}$  and makes the MOS transistor T1 operate in a subthreshold region or a level  $V_1$  that is lower than the level  $V_h$  and brings the MOS transistor T1 into a conducting state.

[0070] As shown in a timing chart in Fig. 12, when a pulse is fed as the signal  $\phi V$  to the gate of the MOS transistor T3, an output signal is read out. Then, the signal  $\phi_{SW}$  is turned to a low level to perform a resetting operation. Here, negative electric charge flows into the MOS transistor T1 through its source, and is recombined with the positive electric charge accumulated at the gate and drain of the MOS transistor T1, at the gate of the MOS transistor T2, and at the anode of the photodiode PD. As a result, the resetting operation progresses to a certain degree.

[0071] Next, the signal  $\phi_{VPS}$  fed to the source of the MOS transistor T1 is turned to the level  $V_1$ . Lowering the source voltage of the MOS transistor T1 in this way increases the amount of negative electric charge that

flows into the MOS transistor T1 through its source. This prompts the recombination of the positive electric charge accumulated at the gate and drain of the MOS transistor T1, at the gate of the MOS transistor T2, and at the anode of the photodiode PD.

[0072] Thus, the potential at the drain and sub-gate region of the MOS transistor T1 lowers further. Then, the signal  $\phi_{VPS}$  fed to the source of the MOS transistor T1 is turned to the level  $V_h$ , so that the MOS transistor T1 is reset to its original potential state. After the MOS transistor T1 is reset to its original potential state in this way, first, a low-level pulse is fed as the signal  $\phi_D$  to the drain of the MOS transistor T2, so that the electric charge accumulated in the capacitor C1 is discharged through the MOS transistor T2 to the signal line of the signal  $\phi_D$ . This initializes the voltage at the node between the capacitor C1 and the source of the MOS transistor T2.

[0073] Then, the gate voltage of the MOS transistor T1 in its reset state is fed to the gate of the MOS transistor T2, so that the drain current of the MOS transistor T2, which the MOS transistor T2 produces by current-amplifying the gate voltage of the MOS transistor T1, flows to the capacitor C1, and thus charges the capacitor C1. As a result, the voltage at the node between the capacitor C1 and the source of the MOS transistor T2 is now commensurate with the gate voltage of the MOS transistor T1 in its reset state.

[0074] Next, a high-level pulse is fed as the signal  $\phi_V$  to the gate of the MOS transistor T3 to read out a noise signal obtained during the resetting operation. Here, the voltage at the node between the capacitor C1 and the source of the MOS transistor T2 is fed to the MOS transistor T4, which current-amplifies it to produce an output current, which is then delivered through the MOS transistor T3 to the output signal line 6. After the noise signal is read out in this way, a low-level signal is fed as the signal  $\phi_D$  to the drain of the MOS transistor T2 again to reset the voltage at the node between the capacitor C1 and the source of the MOS transistor T2. Then, the signal  $\phi_{SW}$  is turned to a high level in preparation for an image-sensing operation that is to follow.

[0075] When the signal  $\phi_{SW}$  is turned to a high level, the image-sensing operation is started, and an amount of photoelectric charge commensurate with the amount of incident light flows from the photodiode PD into the MOS transistor T1. Now, the MOS transistor T1 receives as its source voltage the level  $V_h$  as the signal  $\phi_{VPS}$ , and therefore operates in a subthreshold region. As a result, a voltage natural-logarithmically proportional to the photocurrent appears at the gates of the MOS transistors T1 and T2.

[0076] When a voltage natural-logarithmically proportional to the amount of incident light appears at the gates of the MOS transistors T1 and T2 in this way, this voltage natural-logarithmically proportional to the amount of incident light is current-amplified by the MOS transistor T2, and the resulting current, i.e. the drain current of the

MOS transistor T2, flows to the capacitor C1, and thus charges the capacitor C1. As a result, the voltage at the node between the capacitor C1 and the source of the MOS transistor T2 is now natural-logarithmically proportional to the integral of the amount of incident light.

[0077] Then, in the same manner as described above, a high-level pulse is fed as the signal  $\phi_V$  to the gate of the MOS transistor T3 to read out an image signal obtained during the image-sensing operation. Here, the voltage at the node between the capacitor C1 and the source of the MOS transistor T2 is fed to the MOS transistor T4, which current-amplifies it to produce an output current, which is then delivered through the MOS transistor T3 to the output signal line 6. As a result, the output current thus delivered to the output signal line 6 is natural-logarithmically proportional to the integral of the amount of incident light. After the image signal is read out in this way, the resetting operation described earlier is performed.

[0078] In this way, by turning the MOS transistor T7 off in the resetting operation, it is possible to reset the MOS transistor T1 without the influence of the photocurrent flowing from the photodiode PD. On the other hand, in the image-sensing operation, the MOS transistor T1 operates in a subthreshold region all the time, and therefore it is possible to make the pixel perform logarithmic conversion over the entire brightness range.

[0079] The noise signals from the individual pixels are fed out by way of the signal line 9 shown in Fig. 1, serially from one pixel after another, so as to be stored as pixel-by-pixel noise signals in a memory provided in the succeeding circuit. Then, the image signals from the individual pixels are corrected with the noise signals thus stored. In this way, it is possible to eliminate, from the image signals, components resulting from variations in characteristics among the individual pixels. A practical example of how this correction is achieved is shown in Fig. 50 and will be described later. Alternatively, similar correction may be realized by providing memories, such as line memories, within the pixels.

### Seventh Embodiment

[0080] Now, a seventh embodiment of the invention will be described with reference to the drawings. Fig. 13 is a circuit diagram showing the configuration of each pixel provided in a solid-state image-sensing device in this embodiment. In the following description, such circuit elements, signal lines, etc. as serve the same purposes as in the pixel shown in Fig. 7 are identified with the same reference numerals or symbols, and their detailed explanations will not be repeated.

[0081] As shown in Fig. 13, the pixel of this embodiment, like that of the fifth embodiment (Fig. 9), is obtained by additionally providing, in the pixel of the third embodiment (Fig. 7), a MOS transistor T7 that is connected between the anode of the photodiode PD and the drain of the MOS transistor T1. The MOS transistor

T7 has its drain connected to the anode of the photodiode PD, has its source connected to the drain of the MOS transistor T1, and receives a signal  $\phi_{SW}$  at its gate.

[0082] In this pixel configured as described above, as in the fifth embodiment, in either of a resetting or image-sensing operation, by keeping a high level fed as the signal  $\phi_{SW}$  to the gate of the MOS transistor T7 so as to keep the MOS transistor T7 on, it is possible to keep the pixel in the same state as the pixel of the third embodiment. That is, by keeping the MOS transistor T7 on so as to keep the anode of the photodiode PD electrically connected to the drain of the MOS transistor T1, it is possible to switch between linear conversion and logarithmic conversion automatically according to the brightness of the subject. Thus, how this pixel operates when the MOS transistor T7 is kept on is the same as described earlier in connection with the third embodiment, and therefore will not be described anew.

[0083] On the other hand, as in the fifth embodiment, by turning the MOS transistor T7 on and off with predetermined timing in a resetting operation, it is possible to make the pixel configured as shown in Fig. 13 perform logarithmic conversion over the entire brightness range in an image-sensing operation. Now, how the pixel configured as shown in Fig. 13 operates when it performs logarithmic conversion over the entire brightness range in an image-sensing operation in this way will be described. In this case, the signal  $\phi_{VPS}$  takes either a level  $V_h$  that is substantially equal to the direct-current voltage  $V_{PS}$  and makes the MOS transistor T1 operate in a subthreshold region or a level  $V_1$  that is lower than the level  $V_h$  and brings the MOS transistor T1 into a conducting state.

[0084] When a pulse is fed as the signal  $\phi_V$  to the gate of the MOS transistor T3, an output signal is read out. Then, the signal  $\phi_{SW}$  is turned to a low level to perform a resetting operation. Here, the signal  $\phi_{VPS}$  fed to the source of the MOS transistor T1 is turned to the level  $V_1$  to bring the MOS transistor T1 into a conducting state. This increases the amount of negative electric charge that flows into the MOS transistor T1 through its source, and thereby prompts the recombination of the positive electric charge accumulated at the gate and drain of the MOS transistor T1, at the gate of the MOS transistor T2, and at the anode of the photodiode PD.

[0085] Then, the signal  $\phi_{VPS}$  fed to the source of the MOS transistor T1 is turned to the level  $V_h$ , so that the MOS transistor T1 is reset to its original potential state. After the MOS transistor T1 is reset to its original potential state in this way, a low-level pulse is fed as the signal  $\phi_D$  to the drain of the MOS transistor T2, so that the electric charge accumulated in the capacitor C1 is discharged through the MOS transistor T2 to the signal line of the signal  $\phi_D$ . This initializes the voltage at the node between the capacitor C1 and the source of the MOS transistor T2. Moreover, a pulse is fed in as the signal  $\phi_{RS}$  to initialize the capacitor C2.

[0086] Then, the gate voltage of the MOS transistor T1 in its reset state is fed to the gate of the MOS transistor T2, so that the drain current of the MOS transistor T2, which the MOS transistor T2 produces by current-amplifying the gate voltage of the MOS transistor T1, flows to the capacitor C1, and thus charges the capacitor C1. As a result, the voltage at the node between the capacitor C1 and the source of the MOS transistor T2 is now commensurate with the gate voltage of the MOS

5 transistor T1 in its reset state.

[0087] Then, the signal  $\phi_{SW}$  is turned to a high level to start an image-sensing operation. The MOS transistor T1 receives as its source voltage the level  $V_h$  as the signal  $\phi_{VPS}$ , and therefore operates in a subthreshold

15 region. As a result, a voltage natural-logarithmically proportional to the amount of light incident on the photodiode PD appears at the gates of the MOS transistors T1 and T2. This voltage natural-logarithmically proportional to the amount of incident light is current-amplified by the

20 MOS transistor T2, and the resulting current, i.e. the drain current of the MOS transistor T2, flows to the capacitor C1, and thus charges the capacitor C1. As a result, the voltage at the node between the capacitor C1 and the source of the MOS transistor T2 is now natural-logarithmically proportional to the integral of the amount of incident light.

[0088] Next, a high-level pulse is fed as the signal  $\phi_S$  to the gate of the MOS transistor T5 to bring this MOS transistor T5 into a conducting state, so that the voltage

30 at the node between the capacitor C1 and the source of the MOS transistor T2 is sampled by the capacitor C2. As a result, the voltage at the node between the capacitor C2 and the gate of the MOS transistor T4 is now natural-logarithmically proportional to the integral of the amount of incident light. The operations performed after the image-sensing operation is started until the signal  $\phi_S$  is fed in are performed simultaneously for all the pixels G11 to Gmn shown in Fig. 1.

[0089] Thereafter, a high-level pulse is fed as the signal  $\phi_V$  to the gate of the MOS transistor T3 to read out an image signal obtained during the image-sensing operation. Here, the voltage at the node between the capacitor C2 and the gate of the MOS transistor T4 is fed to the MOS transistor T4, which current-amplifies it to produce an output current, which is then delivered through the MOS transistor T3 to the output signal line 6. As a result, the output current thus delivered to the output signal line 6 is natural-logarithmically proportional to the integral of the amount of incident light.

[0090] In this way, by turning the MOS transistor T7 off in the resetting operation, it is possible to reset the MOS transistor T1 without the influence of the photocurrent flowing from the photodiode PD. On the other hand, in the image-sensing operation, the MOS transistor T1 operates in a subthreshold region all the time, and therefore it is possible to make the pixel perform logarithmic conversion over the entire brightness range.

### Eighth Embodiment

[0091] Now, an eighth embodiment of the invention will be described with reference to the drawings. Fig. 14 is a circuit diagram showing the configuration of each pixel provided in a solid-state image-sensing device in this embodiment. In the following description, such circuit elements, signal lines, etc. as serve the same purposes as in the pixel shown in Fig. 8 are identified with the same reference numerals or symbols, and their detailed explanations will not be repeated.

[0092] As shown in Fig. 14, the pixel of this embodiment, like that of the fifth embodiment (Fig. 9), is obtained by additionally providing, in the pixel of the fourth embodiment (Fig. 8), a MOS transistor T7 that is connected between the anode of the photodiode PD and the drain of the MOS transistor T1. The MOS transistor T7 has its drain connected to the anode of the photodiode PD, has its source connected to the drain of the MOS transistor T1, and receives a signal  $\phi_{SW}$  at its gate.

[0093] In this pixel configured as described above, as in the fifth embodiment, in either of a resetting or image-sensing operation, by keeping a high level fed as the signal  $\phi_{SW}$  to the gate of the MOS transistor T7 so as to keep the MOS transistor T7 on, it is possible to keep the pixel in the same state as the pixel of the fourth embodiment. That is, by keeping the MOS transistor T7 on so as to keep the anode of the photodiode PD electrically connected to the drain of the MOS transistor T1, it is possible to switch between linear conversion and logarithmic conversion automatically according to the brightness of the subject. Thus, how this pixel operates when the MOS transistor T7 is kept on is the same as described earlier in connection with the fourth embodiment, and therefore will not be described anew.

[0094] On the other hand, as in the fifth embodiment, by turning the MOS transistor T7 on and off with predetermined timing in a resetting operation, it is possible to make the pixel configured as shown in Fig. 14 perform logarithmic conversion over the entire brightness range in an image-sensing operation. Now, how the pixel configured as shown in Fig. 14 operates when it performs logarithmic conversion over the entire brightness range in an image-sensing operation in this way will be described. In this case, the signal  $\phi_{VPS}$  takes either a level  $V_h$  that is substantially equal to the direct-current voltage  $VPS$  and makes the MOS transistor T1 operate in a subthreshold region or a level  $V_1$  that is lower than the level  $V_h$  and brings the MOS transistor T1 into a conducting state.

[0095] When a pulse is fed as the signal  $\phi_V$  to the gate of the MOS transistor T3, an output signal is read out. Then, the signal  $\phi_{SW}$  is turned to a low level to perform a resetting operation. Here, the signal  $\phi_{VPS}$  fed to the source of the MOS transistor T1 is turned to the level  $V_1$  to bring the MOS transistor T1 into a conducting state. This increases the amount of negative electric

charge that flows into the MOS transistor T1 through its source, and thereby prompts the recombination of the positive electric charge accumulated at the gate and drain of the MOS transistor T1, at the gate of the MOS transistor T2, and at the anode of the photodiode PD.

[0096] Then, the signal  $\phi_{VPS}$  fed to the source of the MOS transistor T1 is turned to the level  $V_h$ , so that the MOS transistor T1 is reset to its original potential state. Next, the signal  $\phi_{SW}$  is turned to a high level to start an image-sensing operation. The MOS transistor T1 receives as its source voltage the level  $V_h$  as the signal  $\phi_{VPS}$ , and therefore operates in a subthreshold region. As a result, a voltage natural-logarithmically proportional to the amount of light incident on the photodiode PD appears at the gate of the MOS transistor T1. This voltage natural-logarithmically proportional to the amount of incident light is sampled by the capacitor C1.

[0097] After the gate voltage of the MOS transistor T1 as obtained during the image-sensing operation is sampled in the capacitor C1 in this way, a high-level pulse is fed as the signal  $\phi_S$  to the gate of the MOS transistor T5 to bring this MOS transistor T5 into a conducting state, so that the voltage sampled by the capacitor C1 is sampled by the capacitor C2. As a result, the voltage at the node between the capacitor C2 and the gate of the MOS transistor T4 is now natural-logarithmically proportional to the amount of incident light. The operations performed after the image-sensing operation is started until the signal  $\phi_S$  is fed in are performed simultaneously for all the pixels G11 to Gmn shown in Fig. 1.

[0098] Thereafter, a high-level pulse is fed as the signal  $\phi_V$  to the gate of the MOS transistor T3 to read out an image signal obtained during the image-sensing operation. Here, the voltage at the node between the capacitor C2 and the gate of the MOS transistor T4 is fed to the MOS transistor T4, which current-amplifies it to produce an output current, which is then delivered through the MOS transistor T3 to the output signal line 6. As a result, the output current thus delivered to the output signal line 6 is natural-logarithmically proportional to the integral of the amount of incident light.

[0099] In this way, by turning the MOS transistor T7 off in the resetting operation, it is possible to reset the MOS transistor T1 without the influence of the photocurrent flowing from the photodiode PD. On the other hand, in the image-sensing operation, the MOS transistor T1 operates in a subthreshold region all the time, and therefore it is possible to make the pixel perform logarithmic conversion over the entire brightness range.

### Pixel Configurations Including a Depletion-Mode MOS Transistor

[0100] In the fifth to eighth embodiments (Figs. 9, 11, 13, and 14), the MOS transistor T7 may be formed as a depletion-mode N-channel MOS transistor. In that case, the pixels of those embodiments have circuit configurations as shown in Figs. 15 to 18, respectively. As shown

in Figs. 15 to 18, all the other transistors T1 to T6 than the MOS transistor T7 are formed as enhancement-mode N-channel MOS transistors.

[0101] Where all the MOS transistors provided within each pixel are enhancement-mode MOS transistors as in the pixels shown in Figs. 9, 11, 13, and 14, the MOS transistors T1 and T7 are connected in series, and therefore the high-level voltage of the signal  $\phi_{SW}$  fed to the gate of the MOS transistor T7 is usually higher than the voltage supplied to the pixel. Thus, it is usually necessary to provide a separate power source for feeding the signal  $\phi_{SW}$  to the MOS transistor T7.

[0102] By contrast, by using as this MOS transistor T7 a depletion-mode MOS transistor, it is possible to lower the high-level voltage of the signal  $\phi_{SW}$  fed to the gate thereof, and thus make this high-level voltage equal to the high-level signals fed to the other MOS transistors. This is because a depletion-mode MOS transistor has a negative threshold voltage value and can thus be turned on with a lower gate voltage than an enhancement-mode MOS transistor.

#### Pixel Configurations Including a P-Channel MOS Transistor

[0103] Alternatively, in the fifth to eighth embodiments, the MOS transistor T7 may be formed as a P-channel MOS transistor. In that case, the pixels of those embodiments have circuit configurations as shown in Figs. 19 to 22, respectively. As shown in Figs. 19 to 22, all the other transistors T1 to T6 than the MOS transistor T7 are formed as N-channel MOS transistors. Here, the MOS transistor T7 has its source connected to the anode of the photodiode PD, and has its drain connected to the drain of the MOS transistor T1.

[0104] In these circuit configurations, the MOS transistor T7 is turned on when the voltage difference between its gate and drain is greater than its threshold voltage, and is turned off when the voltage difference between its gate and drain is smaller than its threshold voltage. Accordingly, the signal  $\phi_{SW}$  fed to the gate of the MOS transistor T7 has an inverted level-shift pattern as compared with the signal  $\phi_{SW}$  in the fifth to eighth embodiments. Moreover, the MOS transistor T7 can be turned on and off without being affected by the MOS transistor T1 that is connected in series with the drain of the MOS transistor T7.

[0105] Moreover, since the MOS transistor T7 can be turned on and off without being affected by the MOS transistor T1, there is no need to provide a separate power source for feeding the signal  $\phi_{SW}$ . Furthermore, these circuit configurations permit the MOS transistor T7 to be formed as an enhancement-mode MOS transistor like all the other MOS transistors, and thus allow the MOS transistor T7 to be produced together with the other MOS transistors in a single step. This helps simplify the manufacturing process as compared with the circuit configurations described above in which only the

MOS transistor T7 is formed as a depletion-mode MOS transistor.

#### Ninth Embodiment

[0106] Now, a ninth embodiment of the invention will be described with reference to the drawings. Fig. 23 is a circuit diagram showing the configuration of each pixel provided in a solid-state image-sensing device in this embodiment. In the following description, such circuit elements, signal lines, etc. as serve the same purposes as in the pixel shown in Fig. 3 are identified with the same reference numerals or symbols, and their detailed explanations will not be repeated.

[0107] As shown in Fig. 23, in this embodiment, the cathode of the photodiode PD is connected to the source of a MOS transistor T8 and to the gate of the MOS transistor T2. The source of the MOS transistor T2 is connected to the drain of the MOS transistor T3 for row selection. The source of the MOS transistor T3 is connected to the output signal line 6 (this output signal line 6 corresponds to the output signal lines 6-1, 6-2, ..., 6-m shown in Fig. 1). The MOS transistors T2, T3, and T8 are all N-channel MOS transistors with their back gates grounded.

[0108] A direct-current voltage VPS is applied to the anode of the photodiode PD, and the direct-current voltage VPD is applied to the drain of the MOS transistor T2. The signal  $\phi_V$  is fed to the gate of the MOS transistor T3. A signal  $\phi_{VPD}$  is fed to the drain of the MOS transistor T8, and a signal  $\phi_{VPG}$  is fed to the gate of the MOS transistor T8.

[0109] The signal  $\phi_{VPG}$  is a binary voltage signal that takes either a level Va that makes the MOS transistor T8 operate in a subthreshold region when the amount of incident light is above a predetermined level or a level Vb that is higher than the level Va and is used to initialize the source voltage of the MOS transistor T8. The signal  $\phi_{VPD}$  is a binary voltage signal that takes either a high level that is higher than the level Vb or a low level that is lower than the level Va. This pixel configured as described above operates in the following manner.

[0110] As shown in a timing chart in Fig. 24, when a pulse is fed as the signal  $\phi_V$  to the gate of the MOS transistor T3, an output signal is read out. Then, the signal  $\phi_{VPD}$  is turned to a low level to perform a resetting operation. Now, this resetting operation will be described with reference to the timing chart in Fig. 24 and the potential state transition diagrams of the MOS transistor T8 in Figs. 25A to 25F.

[0111] Incidentally, as shown in Fig. 25A, the MOS transistor T8 is formed, for example, by forming N-type diffusion layers 11 and 12 in a P-type semiconductor substrate (hereinafter referred to as the "P-type substrate") 10 and then forming, on top of the channel left between those N-type diffusion layers 11 and 12, an oxide film 13 and, further on top thereof, a polysilicon layer 14. Here, the N-type diffusion layers 11 and 12 function

as the drain and the source, respectively, of the MOS transistor T8, and the oxide film 13 and the polysilicon layer 14 function as the gate insulating film and the gate electrode, respectively, thereof. Here, in the P-type substrate 10, the region between the N-type diffusion layers 11 and 12 is called the sub-gate region. In Figs. 25B to 25F, arrows indicate the direction in which the potential increases.

[0112] Thus, immediately after an image-sensing operation has been completed, the MOS transistor T8 is, for example, in a potential state as indicated with solid lines in Fig. 25B, in which the source, the sub-gate region, and the drain have increasingly high potentials in this order, or in a potential state as indicated with solid and dash-dot lines in Fig. 25B, in which the sub-gate region, the source, and the drain have increasingly high potentials in this order. In either of these states, when the signal  $\phi_{VPG}$  is turned to a low level, electric charge is injected into the sub-gate region and source of the MOS transistor T8 through the drain thereof, with the result that, as shown in Fig. 25C, the drain, the sub-gate region, and the source all come to have a potential that corresponds to the low level of the signal  $\phi_{VPG}$ . At this point, the signal  $\phi_{VPG}$  is at the level  $V_a$ .

[0113] Thereafter, when the signal  $\phi_{VPG}$  is turned back to a high level, as shown in Fig. 25D, the drain of the MOS transistor T8 comes to have a potential that corresponds to the high level of the signal  $\phi_{VPG}$ , and the sub-gate region and the source of the MOS transistor T8 come to have a potential that corresponds to the level  $V_a$  of the signal  $\phi_{VPG}$ .

[0114] In this state, when the signal  $\phi_{VPG}$  fed to the gate of the MOS transistor T8 is turned from the level  $V_a$  to the level  $V_b$ , as shown in Fig. 25E, the sub-gate region and the source of the MOS transistor T8 come to have a potential that corresponds to the level  $V_b$  of the signal  $\phi_{VPG}$ , i.e. a potential higher than their potential in the state shown in Fig. 25D.

[0115] In this state, by feeding a high-level pulse as the signal  $\phi_V$  to the gate of the MOS transistor T3, a noise signal as obtained during the resetting operation is read out. Here, the source voltage of the MOS transistor T8 in its reset state is fed to the gate of the MOS transistor T2, so that the source voltage of the MOS transistor T8 is current-amplified by the MOS transistor T2, and is then delivered through the MOS transistor T3 to the output signal line 6.

[0116] Thereafter, when the signal  $\phi_{VPG}$  fed to the gate of the MOS transistor T8 is turned from the level  $V_b$  back to the level  $V_a$ , as shown in Fig. 25F, the sub-gate region of the MOS transistor T8 comes to have a potential that corresponds to the level  $V_a$  of the signal  $\phi_{VPG}$ , i.e. a potential lower than its potential in the state shown in Fig. 25E. Thus, the potential at the source of the MOS transistor T8 is now higher than the potential at the sub-gate region thereof. As a result of the signals  $\phi_{VPG}$  and  $\phi_{VPG}$  being manipulated as described above, the potential state of the MOS transistor T8 is

reset.

[0117] When the signal  $\phi_{VPG}$  is turned to the level  $V_a$ , an image-sensing operation is started, and an amount of photoelectric charge commensurate with the amount of incident light flows from the photodiode PD into the MOS transistor T8. Now, the gate voltage of the MOS transistor T8 is lower than the source voltage thereof, and therefore the MOS transistor T8 is in a cut-off state. This causes the photoelectric charge to be accumulated at the source of the MOS transistor T8. Thus, if the brightness of the subject being sensed is low and the amount of light incident on the photodiode PD is small, a voltage commensurate with the amount of photoelectric charge accumulated at the source of the MOS transistor T8 appears at the source of the MOS transistor T8. As a result, a voltage linearly proportional to the integral of the amount of incident light appears at the source of the MOS transistor T8. Here, since the photoelectric charge that is generated in the photodiode PD is negative, the more intense the incident light, the lower the source voltage of the MOS transistor T8.

[0118] By contrast, if the brightness of the subject being sensed is high and the amount of light incident on the photodiode PD is large, the MOS transistor T8 operates in a subthreshold region. As a result, a voltage natural-logarithmically proportional to the amount of incident light appears at the source of the MOS transistor T8.

[0119] When a voltage linearly or natural-logarithmically proportional to the amount of incident light appears at the gate of the MOS transistor T2 in this way, in the same manner as described above, a pulse is fed as the signal  $\phi_V$  to the gate of the MOS transistor T3. As a result, the source voltage of the MOS transistor T8, which is linearly or natural-logarithmically proportional to the amount of incident light, is current-amplified by the MOS transistor T2, and is then delivered through the MOS transistor T3 to the output signal line 6. Moreover, the drain voltage of the MOS transistor Q1, which is determined by the on-state resistances of the MOS transistor T2 and the MOS transistor Q1 and the current flowing therethrough, appears as an image signal on the output signal line 6. After the image signal is read out in this way, the resetting operation described earlier is performed.

[0120] Among the individual pixels each operating as described above, the threshold voltage of the MOS transistor T8 varies from one pixel to another, and therefore, when the signal  $\phi_{VPG}$  is at the level  $V_a$ , the voltage at which a switching from linear conversion to logarithmic conversion takes place is  $V_a + V_x$  (where  $V_x$  represents the component of the voltage that results from a variation in the threshold voltage of the MOS transistor T8). In this embodiment, when the signal  $\phi_{VPG}$  is at the level  $V_b$ , the voltage at the source electrode of the MOS transistor T8 is substantially equal to  $V_b + V_x$  in practical terms. Thus, the difference is  $\Delta V = V_b - V_a$ ; that is, the amount of electric charge that is required to effect a trans-

sition from a reset state to the aforementioned switching point is substantially constant irrespective of variations in the threshold voltage of the MOS transistor T8 among the individual pixels.

[0121] Therefore, the amount of photoelectric charge that flows into the MOS transistor T8 before the source voltage of the MOS transistor T8 reaches the voltage at which a switching to logarithmic conversion takes place is equal in all the pixels. Thus, the amount of electric charge that is generated in the photodiode PD when a switching to logarithmic conversion takes place is equal in all the pixels, and therefore the amount of light incident on the photodiode PD when a switching to logarithmic conversion takes place is equal in all the pixels. That is, in all the pixels, the brightness of the subject at which a switching from linear conversion to logarithmic conversion takes place is equal. In this way, it is possible to reduce the effect of variations in the threshold voltage of the MOS transistor T8 among the individual pixels on their switching from one type of conversion to another.

[0122] By varying the level  $V_b$  of the signal  $\phi_{VPG}$  in the resetting operation, it is possible to vary the range in which the gate voltage  $V_S$  of the MOS transistor T8 is allowed to vary in linear conversion. Thus, by varying the level  $V_b$  of the signal  $\phi_{VPG}$  in the resetting operation, it is possible to set the switching point, which corresponds to the brightness of the subject at which a switching from linear conversion to logarithmic conversion takes place in the individual pixels, at the desired level.

[0123] The noise signals from the individual pixels are fed out by way of the signal line 9 shown in Fig. 1, serially from one pixel after another, so as to be stored as pixel-by-pixel noise signals in a memory provided in the succeeding circuit. Then, the image signals from the individual pixels are corrected with the noise signals thus stored. In this way, it is possible to eliminate, from the image signals, components resulting from variations in characteristics among the individual pixels. A practical example of how this correction is achieved is shown in Fig. 50 and will be described later. Alternatively, similar correction may be realized by providing memories, such as line memories, within the pixels. In this embodiment, first the signal  $\phi_{VPD}$  is turned to a low level and then the signal  $\phi_{VPG}$  is turned to a high level. However, these signals may be manipulated otherwise than specifically described above; for example, the signal  $\phi_{VPD}$  may be turned to a low level while the signal  $\phi_{VPG}$  is kept at a high level.

#### Tenth Embodiment

[0124] Now, a tenth embodiment of the invention will be described with reference to the drawings. Fig. 26 is a circuit diagram showing the configuration of each pixel provided in a solid-state image-sensing device in this embodiment. In the following description, such circuit elements, signal lines, etc. as serve the same purposes

as in the pixel shown in Fig. 23 are identified with the same reference numerals or symbols, and their detailed explanations will not be repeated.

[0125] As shown in Fig. 26, the pixel of this embodiment is obtained by additionally providing, in the pixel of the ninth embodiment (Fig. 23), MOS transistors T4, T9, and T10 and a capacitor C3. The MOS transistor T9 has its gate connected to the anode of the photodiode PD and to the source of the MOS transistor T8, and has its source connected to one end of the capacitor C3, which receives the direct-current voltage VPD at the other end. The node between the source of the MOS transistor T9 and the capacitor C3 is connected to the gate of the MOS transistor T4 and to the source of the MOS transistor T10. The MOS transistors T9 and T10 are P-channel MOS transistors with the supply voltage applied to their back gates.

[0126] The direct-current voltage VPD is applied to the drain of the MOS transistor T4, and the direct-current voltage VPS is applied to the drain of the MOS transistor T9. A direct-current voltage VRS is applied to the drain of the MOS transistor T10, and a signal  $\phi_{RS}$  is fed to the gate of the MOS transistor T10. The source of the MOS transistor T4 is connected to the drain of MOS transistor T3. This pixel configured as described above operates in the following manner.

[0127] As shown in a timing chart in Fig. 27, when a pulse is fed as the signal  $\phi_V$  to the gate of the MOS transistor T3, an output signal is read out. Then, the signal  $\phi_{VPD}$  is turned to a low level to perform a resetting operation. As a result, the drain, the sub-gate region, and the source of the MOS transistor T8 come to have a potential that corresponds to the low level of the signal  $\phi_{VPD}$ . Thereafter, when the signal  $\phi_{VPD}$  is turned back to a high level, the drain of the MOS transistor T8 comes to have a potential that corresponds to the high level of the signal  $\phi_{VPD}$ , and the sub-gate region and the source of the MOS transistor T8 come to have a potential that corresponds to the voltage  $V_a$  of the signal  $\phi_{VPG}$ .

[0128] In this state, when the signal  $\phi_{VPG}$  fed to the gate of the MOS transistor T8 is turned from the level  $V_a$  to the level  $V_b$ , the sub-gate region and the source of the MOS transistor T8 come to have a potential that corresponds to the level  $V_b$  of the signal  $\phi_{VPG}$ . Then, a low-level pulse is fed as the signal  $\phi_{RS}$  to the gate of the MOS transistor T10 to charge the capacitor C3. This initializes the voltage at the node between the capacitor C3 and the source of the MOS transistor T9.

[0129] In this state, by feeding a high-level pulse as the signal  $\phi_V$  to the gate of the MOS transistor T3, a noise signal as obtained during the resetting operation is read out. Here, a voltage commensurate with the source voltage of the MOS transistor T8 in its reset state is fed to the gate of the MOS transistor T4. This voltage is current-amplified by the MOS transistor T4, and is then delivered through the MOS transistor T3 to the output signal line 6. After the noise signal is read out in this way, a low-level pulse is fed as the signal  $\phi_{RS}$  to the

gate of the MOS transistor T10 again to initialize the voltage at the node between the capacitor C3 and the source of the MOS transistor T9.

[0130] Thereafter, when the signal  $\phi_{VPG}$  fed to the gate of the MOS transistor T8 is turned from the level  $V_b$  back to the level  $V_a$ , the sub-gate region of the MOS transistor T8 comes to have a potential that corresponds to the level  $V_a$  of the signal  $\phi_{VPG}$ . Thus, the potential at the source of the MOS transistor T8 is now higher than the potential at the sub-gate region thereof. As a result of the signals  $\phi_{VPD}$  and  $\phi_{VPG}$  being manipulated as described above, the potential state of the MOS transistor T8 is reset.

[0131] When the signal  $\phi_{VPG}$  is turned to the level  $V_a$ , an image-sensing operation is started, and a voltage linearly or natural-logarithmically proportional to the amount of light incident on the photodiode PD appears at the source of the MOS transistor T8 and at the gate of the MOS transistor T9. Here, since the photoelectric charge that is generated in the photodiode PD is negative, the more intense the incident light, the lower the source voltage of the MOS transistor T8.

[0132] When a voltage linearly or natural-logarithmically proportional to the photocurrent appears at the gate of the MOS transistor T9 in this way, the positive electric charge accumulated in the capacitor C3, which is now higher than the surface potential determined by the gate voltage of the MOS transistor T9 when the MOS transistor T9 is reset, flows through the MOS transistor T9. Here, the amount of positive electric charge that flows out of the capacitor C3 is determined by the gate voltage of the MOS transistor T9. Specifically, the more intense the incident light, the lower the source voltage of the MOS transistor T8, and thus the larger the amount of positive electric charge that flows out of the capacitor C3.

[0133] As a result of the positive electric charge flowing out of the capacitor C3 in this way, the voltage at the node between the capacitor C3 and the source of the MOS transistor T9 is now linearly or natural-logarithmically proportional to the integral of the amount of incident light. Thus, when a pulse is fed as the signal  $\phi_V$  to the MOS transistor T3 to turn the MOS transistor T3 on, a current linearly or natural-logarithmically proportional to the integral of the aforementioned photocurrent is delivered through the MOS transistors T3 and T4 to the output signal line 6. In this way, a signal (output current) linearly or natural-logarithmically proportional to the amount of incident light is read out, and then the MOS transistor T3 is turned off. After an image signal is read out in this way, the resetting operation described earlier is performed.

[0134] While the image-sensing operation is being performed in this way, as in the ninth embodiment, the source voltage  $V_S$  of the MOS transistor T8 is converted into a voltage linearly proportional to the integral of the amount of incident light or a voltage natural-logarithmically proportional to the integral of the amount of incident

light, and is fed to the gate of the MOS transistor T9.

[0135] With each pixel configured as described above, by varying the level  $V_b$  of the signal  $\phi_{VPG}$  in the resetting operation, it is possible to vary the brightness 5 of the subject at which a switching from linear conversion to logarithmic conversion takes place in the individual pixels. Moreover, in this embodiment, the use of the capacitor C3 makes it possible to integrate the output signal before it is fed out. The capacitor C3 absorbs and 10 eliminates, from the output signal, undesirable components such as fluctuation originating from a light source and high-frequency noise. Thus, it is possible to obtain output signals with a satisfactory S/N ratio.

[0136] The noise signals from the individual pixels are 15 fed out by way of the signal line 9 shown in Fig. 1, serially from one pixel after another, so as to be stored as pixel-by-pixel noise signals in a memory provided in the succeeding circuit. Then, the image signals from the individual pixels are corrected with the noise signals thus 20 stored. In this way, it is possible to eliminate, from the image signals, components resulting from variations in characteristics among the individual pixels. A practical example of how this correction is achieved is shown in Fig. 50 and will be described later. Alternatively, similar 25 correction may be realized by providing memories, such as line memories, within the pixels.

#### Eleventh Embodiment

[0137] Now, an eleventh embodiment of the invention 30 will be described with reference to the drawings. Fig. 28 is a circuit diagram showing the configuration of each pixel provided in a solid-state image-sensing device in this embodiment. In the following description, such circuit elements, signal lines, etc. as serve the same purposes as in the pixel shown in Fig. 26 are identified with the same reference numerals or symbols, and their detailed explanations will not be repeated.

[0138] As shown in Fig. 28, the pixel of this embodiment is obtained by omitting the MOS transistor T10 from the pixel of the tenth embodiment (Fig. 26). Specifically, the signal  $\phi_{VPS}$  is fed to the drain of the MOS transistor T9. In this configuration, the resetting of the voltage at the node between the capacitor C3 and the source of the MOS transistor T9 is achieved through the MOS transistor T9. In other respects, how the pixel of this embodiment operates is the same as described earlier in connection with the tenth embodiment, and therefore will not be described anew.

[0139] In this embodiment, the voltage at the node between the capacitor C3 and the source of the MOS transistor T9 is reset by feeding a high-level pulse as the signal  $\phi_{VPS}$  to the drain of the MOS transistor T9. The omission of the MOS transistor T10 makes the pixel configuration of this embodiment simpler than that of the tenth embodiment.

[0140] The noise signals from the individual pixels are fed out by way of the signal line 9 shown in Fig. 1, serially

from one pixel after another, so as to be stored as pixel-by-pixel noise signals in a memory provided in the succeeding circuit. Then, the image signals from the individual pixels are corrected with the noise signals thus stored. In this way, it is possible to eliminate, from the image signals, components resulting from variations in characteristics among the individual pixels. A practical example of how this correction is achieved is shown in Fig. 50 and will be described later. Alternatively, similar correction may be realized by providing memories, such as line memories, within the pixels.

[0141] In any of the embodiments described hereinbefore, the reading of the signal from each pixel may be achieved by the use of a charge-coupled device (CCD). In that case, the transfer of an electric charge to the CCD is achieved by providing a potential barrier with a variable potential level that corresponds to the MOS transistor T4. In the embodiments described hereinbefore, photodiodes are used as photosensitive elements; however, phototransistors, or photosensitive elements of any other type, may be used instead. In the second, third, sixth, and seventh embodiments, the resetting of the capacitor C1 is achieved through the MOS transistor T2; however, it is also possible to provide a separate MOS transistor dedicated to the resetting of the capacitor C1.

[0142] In the first to ninth embodiments described hereinbefore, the MOS transistors T1 to T8 provided within each pixel as active elements are all formed as N-channel MOS transistors; however, these MOS transistors T1 to T8 may all be formed as P-channel MOS transistors instead. On the other hand, in the tenth and eleventh embodiments, it is possible, within each pixel, to replace all the N-channel MOS transistors with P-channel MOS transistors and replace all the P-channel MOS transistors with N-channel MOS transistors.

[0143] Figs. 31 to 38 and 47 show twelfth to twentieth embodiments of the invention, which are examples of modified versions of the first to ninth embodiments described hereinbefore in which P-type MOS transistors are used. Figs. 48 and 49 show twenty-first and twenty-second embodiments of the invention, which are examples of modified versions of the tenth and eleventh embodiments described hereinbefore in which MOS transistors of opposite polarity types are used. Figs. 39 to 42 show modified versions of the sixteenth to nineteenth embodiments in which a depletion-mode P-channel MOS transistor is used as the MOS transistor T7. Figs. 43 to 46 show modified versions of the sixteenth to nineteenth embodiments in which an N-channel MOS transistor is used as the MOS transistor T7. Accordingly, in Figs. 29 to 49, all the elements used and the voltages applied have the opposite polarities. For example, in Fig. 31 (the twelfth embodiment), the photodiode PD has its anode connected to the direct-current voltage VPD, and has its cathode connected to the drain and gate of the MOS transistor T1 and to the gate of the MOS transistor T2. The MOS transistor T1 receives the signal

$\phi_{VPS}$  at its source.

[0144] When logarithmic conversion is performed in the pixel configured as shown in Fig. 31, the direct-current voltage VPS and the direct-current voltage VPD fulfill the relation  $VPS > VPD$ , thus an inverted relation as compared with the case shown in Fig. 3 (the first embodiment). In the pixel configured as shown in Fig. 32, the output voltage of the capacitor C1 is initially high, and drops as a result of integration. Moreover, when one of the MOS transistors T3 to T7 is turned on, a low voltage is applied to the gate thereof. In the pixels configured as shown in Figs. 43 to 46, when the MOS transistor T7, which is an N-channel MOS transistor, is turned on, a high voltage is applied to the gate thereof. In the pixel configured as shown in Fig. 48 (the twenty-first embodiment), when the MOS transistor T10 is turned on, a low voltage is applied to the gate thereof. In this way, in cases where MOS transistors of opposite polarity types are used, although how the voltages are applied and the elements are connected differs partially, the circuits are configured substantially in the same manner and operate basically in the same manner. Therefore, with respect to the twelfth to twenty-second embodiments, only illustrations are given in Figs. 31 to 49, and their configuration and operation will not be described anew.

[0145] Fig. 29 is a block circuit configuration diagram illustrating the overall configuration of a solid-state image-sensing device having pixels configured according to one of the twelfth to twenty-second embodiments. In Fig. 29, such elements as are found also (i.e. as play the same roles as) in Fig. 1 are identified with the same reference symbols, and their explanations will not be repeated. Now, the configuration shown in Fig. 29 will be described briefly. A P-channel MOS transistor Q1 and a P-channel MOS transistor Q2 are connected to each of output signal lines 6-1, 6-2, ..., 6-m that are arranged in the column direction. The MOS transistor Q1 has its gate connected to a direct-current voltage line 7, has its drain connected to the output signal line 6-1, and has its source connected to a line 8 of a direct-current voltage VPSA.

[0146] On the other hand, the MOS transistor Q2 has its drain connected to the output signal line 6-1, has its source connected to a signal line 9 serving as a final destination line, and has its gate connected to a horizontal scanning circuit 3. Here, the MOS transistor Q1, together with a P-channel MOS transistor Ta provided within each pixel, constitutes an amplifier circuit as shown in Fig. 30A. This MOS transistor Ta corresponds to the MOS transistor T4 in the thirteenth to fifteenth, seventeenth to nineteenth, twenty-first, and twenty-second embodiments, and corresponds to the MOS transistor T2 in the twelfth, sixteenth, and twentieth embodiments.

[0147] Here, the MOS transistor Q1 serves as a load resistor or constant-current source for the MOS transistor Ta. Thus, the direct-current voltage VPSA connected

to the source of this MOS transistor Q1 and the direct-current voltage VPDA connected to the drain of the MOS transistor Ta fulfill the relation  $VPDA < VPSA$ , where the direct-current voltage VPDA equals, for example, the ground voltage. The MOS transistor Q1 has its drain connected to the MOS transistor Ta, and receives a direct-current voltage at its gate. The P-channel MOS transistor Q2 is controlled by the horizontal scanning circuit 3 so as to feed the output of the amplifier circuit to the signal line 9 serving as the final destination line. If the MOS transistor T3 provided within each pixel is explicitly illustrated, the circuit shown in Fig. 30A has a circuit configuration as shown in Fig. 30B.

#### How to Correct Image Signals

[0148] Now, with reference to the drawings, an image input apparatus, such as a digital camera, embodying the invention will be described that employs a solid-state image-sensing device having pixels configured according to one of the first to twenty-second embodiments described above.

[0149] The image input apparatus shown in Fig. 50 includes the following components. An objective lens 51 introduces the light from a subject into the image input apparatus. A solid-state image-sensing device 52 outputs an electric signal commensurate with the amount of light introduced through the objective lens 51. This solid-state image-sensing device 52 has pixels configured according to one of the first to twenty-second embodiments. A memory 53 receives an image signal from the solid-state image-sensing device 52 and stores it temporarily during an image-sensing operation. Another memory 54 receives a noise signal from the solid-state image-sensing device 52 and stores it temporarily during a resetting operation. A compensation circuit 55 corrects the image signal stored in the memory 53 with the noise signal stored in the memory 54 by performing predetermined compensation calculation. A signal processor 56 performs predetermined processing on the image signal corrected with the noise signal by the compensation circuit 55 and feeds out the processed image signal. A reset circuit 57 performs a resetting operation as described earlier in connection with each of the embodiments, and is provided at least with a power source, and a timing generator and a switch for turning the power source on and off with predetermined timing. Specifically, in the first embodiment, the reset circuit 57 resets the MOS transistor T1 by feeding the signal  $\phi VPS$  to its source; in the ninth embodiment, the reset circuit 57 resets the MOS transistor T8 by feeding the signal  $\phi VPG$  to its gate and the signal  $\phi VPD$  to its drain. It is also possible to configure the vertical or horizontal scanning circuit in such a way as to function also as the reset circuit 57.

[0150] This image input apparatus configured as described above operates as follows. First, an image-sensing operation is performed in each pixel and image

signals are output pixel by pixel from the solid-state image-sensing device 52 to the memory 53. On completion of the image-sensing operation, each pixel then performs a resetting operation, and meanwhile, as described earlier, variations in sensitivity among the individual pixels are detected and output, as noise signals, to the memory 54. The image signals from the individual pixels stored in the memory 53 and the noise signals from the individual pixels stored in the memory 54 are fed pixel by pixel to the compensation circuit 55.

[0151] The compensation circuit 55 corrects the image signals fed from the memory 53 with the noise signals fed from the memory 54 by performing predetermined compensation calculation between the image signals and noise signals of corresponding pixels. The image signals thus corrected are fed to the signal processor 56, which performs predetermined processing on those image signals and then feeds them out. As the memories 53 and 54, line memories or the like are used that can store the signals that are output row by row from the solid-state image-sensing device 52. Thus, these memories 53 and 54 can easily be incorporated into the solid-state image-sensing device.

[0152] According to the present invention, in a solid-state image-sensing device, it is possible to switch between linear conversion and logarithmic conversion automatically according to the amount of incident light. Thus, when the subject is dim and the amount of incident light is small, linear conversion is performed, and therefore no afterimage remains in the signals obtained after a resetting operation. By contrast, when the subject is bright and the amount of incident light is large, logarithmic conversion is performed, and therefore it is possible to obtain output signals with a wide dynamic range. Moreover, it is possible to make a switching from linear conversion to logarithmic conversion take place substantially at the same brightness in all the pixels. Moreover, by varying the voltage of a pulse signal fed to transistors, it is possible to vary the brightness at which a switching from linear conversion to logarithmic conversion takes place. Furthermore, by providing sampling circuits, it is possible to sample output signals simultaneously in all the pixels in an image-sensing operation. This makes it possible to sense a fast-moving subject with no distortion in the image obtained.

#### Claims

- 50 1. A solid-state image-sensing device comprising:  
a light-sensing element that produces an electric signal commensurate with an amount of light incident thereon;  
55 a transistor of which a first electrode and a control electrode are connected to one electrode of the light-sensing element; and  
resetting means for resetting the transistor by

- feeding a predetermined pulse signal to a second electrode of the transistor,
- wherein the resetting means resets the transistor in such a way as to inhibit the transistor from operating in a subthreshold region when the amount of light incident on the light-sensing element is below a predetermined level.
2. A solid-state image-sensing device comprising:
- a light-sensing element that produces an electric signal commensurate with an amount of light incident thereon;
- a transistor of which a first electrode and a control electrode are connected to one electrode of the light-sensing element; and
- resetting means for resetting the transistor by feeding a predetermined pulse signal to a second electrode of the transistor,
- wherein the resetting means resets the transistor in such a way as to permit the transistor to operate in a subthreshold region when the amount of light incident on the light-sensing element is equal to or above a predetermined level.
3. A solid-state image-sensing device comprising:
- a light-sensing element that produces an electric signal commensurate with an amount of light incident thereon;
- a transistor of which a first electrode and a control electrode are connected to one electrode of the light-sensing element; and
- resetting means for resetting the transistor by feeding a predetermined pulse signal to a second electrode of the transistor,
- wherein the resetting means resets the transistor in such a way as to keep the transistor in a cut-off state when the amount of light incident on the light-sensing element is below a predetermined level and permit the transistor to operate in a subthreshold region when the amount of light incident on the light-sensing element is equal to or above the predetermined level.
4. A solid-state image-sensing device comprising:
- a light-sensing element that produces an electric signal commensurate with an amount of light incident thereon;
- a transistor of which a first electrode and a control electrode are connected to one electrode of the light-sensing element; and
- resetting means for resetting the transistor by feeding a predetermined pulse signal to a sec-
- ond electrode of the transistor,
- wherein the resetting means resets the transistor in such a way as to
- keep the transistor in a cut-off state when the amount of light incident on the light-sensing element is below a predetermined level so that an output linearly proportional to the amount of light incident on the light-sensing element appears at the control electrode of the transistor and
- permit the transistor to operate in a subthreshold region when the amount of light incident on the light-sensing element is equal to or above the predetermined level so that an output logarithmically proportional to the amount of light incident on the light-sensing element appears at the control electrode of the transistor.
5. A solid-state image-sensing device having a plurality of pixels each comprising a light-sensing element that produces an electric signal commensurate with an amount of light incident thereon,
- wherein each pixel further comprises a transistor of which a first electrode and a control electrode are connected to one electrode of the light-sensing element,
- the solid-state image-sensing device further has resetting means for resetting the transistor by feeding a predetermined pulse signal to a second electrode of the transistor, and
- the resetting means resets the transistor in such a way as to
- keep the transistor in a cut-off state when the amount of light incident on the light-sensing element is below a predetermined level so that an output linearly proportional to the amount of light incident on the light-sensing element appears at the control electrode of the transistor and
- permit the transistor to operate in a subthreshold region when the amount of light incident on the light-sensing element is equal to or above the predetermined level so that an output logarithmically proportional to the amount of light incident on the light-sensing element appears at the control electrode of the transistor.
6. A solid-state image-sensing device as claimed in claim 5,
- wherein each pixel further comprises an amplifier circuit that amplifies the output appearing at the control electrode of the transistor.

7. A solid-state image-sensing device as claimed in claim 5 or 6,  
 wherein each pixel further comprises:  
 a first sampling circuit that samples a voltage appearing at the control electrode of the transistor;  
 a first switch of which one end is connected to the sampling circuit; and  
 a second sampling circuit that is connected to another end of the first switch and that samples the voltage sampled by the first sampling circuit when the first switch is on.
8. A solid-state image-sensing device as claimed in claim 5,  
 wherein each pixel further comprises an integrator circuit that integrates the output appearing at the control electrode of the transistor.
9. A solid-state image-sensing device as claimed in claim 8,  
 wherein each pixel further comprises:  
 a first switch of which one end is connected to the integrator circuit; and  
 a sampling circuit that is connected to another end of the first switch and that samples an output of the integrator circuit when the first switch is on.
10. A solid-state image-sensing device as claimed in one of claims 5 to 9,  
 wherein each pixel further comprises a second switch that is connected between the light-sensing element and the first electrode of the transistor, and  
 the second switch is kept off during resetting, and is kept on during image sensing so as to permit the transistor to operate in a subthreshold region over a whole brightness range so that an output logarithmically proportional to the amount of light incident on the light-sensing element appears at the control electrode of the transistor.
11. A solid-state image-sensing device comprising:  
 a light-sensing element that produces an electric signal commensurate with an amount of light incident thereon;  
 a transistor of which a second electrode is connected to one electrode of the light-sensing element; and  
 resetting means for resetting the transistor,
- wherein the resetting means resets the transistor by feeding a predetermined second pulse signal to a control electrode of the transistor and a pre-determined first pulse signal to a first electrode of the transistor in such a way as to keep the transistor in a cut-off state when the amount of light incident on the light-sensing element is below a predetermined level and permit the transistor to operate in a subthreshold region when the amount of light incident on the light-sensing element is equal to or above the predetermined level.
12. A solid-state image-sensing device comprising:  
 a light-sensing element that produces an electric signal commensurate with an amount of light incident thereon;  
 a transistor of which a second electrode is connected to one electrode of the light-sensing element; and  
 resetting means for resetting the transistor,  
 wherein the resetting means resets the transistor by feeding a predetermined pulse voltage, in a range in which a potential at the second electrode of the transistor reflects a threshold level of the transistor, to at least the control electrode of the transistor in such a way as to keep the transistor in a cut-off state when the amount of light incident on the light-sensing element is below a predetermined level and permit the transistor to operate in a subthreshold region when the amount of light incident on the light-sensing element is equal to or above the predetermined level.
13. A solid-state image-sensing device having a plurality of pixels each comprising a light-sensing element that produces an electric signal commensurate with an amount of light incident thereon,  
 wherein each pixel further comprises a transistor of which a second electrode is connected to one electrode of the light-sensing element and that receives a first pulse signal having a first voltage at a first electrode thereof and a second pulse signal having a second voltage at a control electrode thereof during resetting,  
 a voltage at the second electrode of the transistor is reset through the transistor as a result of the first pulse signal being fed to the first electrode of the transistor and the second pulse signal being fed to the control electrode of the transistor, and  
 the transistor is  
 kept in a cut-off state when the amount of light incident on the light-sensing element is below a predetermined level so that an output linearly proportional to the amount of light incident on the light-sensing element appears at the second electrode of

- the transistor and made to operate in a subthreshold region when the amount of light incident on the light-sensing element is equal to or above the predetermined level so that an output logarithmically proportional to the amount of light incident on the light-sensing element appears at the second electrode of the transistor.
14. A solid-state image-sensing device as claimed in claim 13,  
wherein each pixel further comprises an amplifier circuit that amplifies the output appearing at the second electrode of the transistor.
15. A solid-state image-sensing device as claimed in claim 13,  
wherein each pixel further comprises an integrator circuit that integrates the output appearing at the second electrode of the transistor.
16. A solid-state image-sensing device having a plurality of pixels,  
wherein each pixel comprises:  
a photodiode that receives a direct-current voltage at a first electrode thereof; and  
a first MOS transistor of which a first electrode and a gate electrode are connected to a second electrode of the photodiode and that receives a pulse signal having a predetermined voltage at a second electrode thereof,  
a voltage at the gate electrode of the first MOS transistor is reset through the first MOS transistor as a result of the pulse signal being fed to the second electrode of the first MOS transistor, and  
the first MOS transistor is  
kept in a cut-off state when an amount of light incident on the photodiode is below a predetermined level so that an output linearly proportional to the amount of light incident on the photodiode appears at the gate electrode of the first MOS transistor and  
made to operate in a subthreshold region when the amount of light incident on the photodiode is equal to or above the predetermined level so that an output logarithmically proportional to the amount of light incident on the photodiode appears at the gate electrode of the first MOS transistor.
17. A solid-state image-sensing device as claimed in claim 16,  
wherein each pixel further comprises a sec-
- ond MOS transistor of which a gate electrode is connected to the first and gate electrodes of the first MOS transistor, the second MOS transistor outputting an output signal at a second electrode thereof.
- 5 18. A solid-state image-sensing device as claimed in claim 17,  
wherein each pixel further comprises a third MOS transistor of which a first electrode is connected to the second electrode of the second MOS transistor and of which a gate electrode is connected to a row selection line, the third MOS transistor outputting an output signal at a second electrode thereof.
- 10 19. A solid-state image-sensing device as claimed in claim 17,  
wherein each pixel further comprises a first capacitor of which one end is connected to the second electrode of the second MOS transistor and that receives a direct-current voltage at another end thereof.
- 15 20. A solid-state image-sensing device as claimed in claim 19,  
wherein each pixel further comprises a fourth MOS transistor of which a gate electrode is connected to the second electrode of the second MOS transistor and that receives a direct-current voltage at a first electrode thereof.
- 20 21. A solid-state image-sensing device as claimed in claim 20,  
wherein each pixel further comprises a third MOS transistor of which a first electrode is connected to the second electrode of the fourth MOS transistor and of which a gate electrode is connected to a row selection line, the third MOS transistor outputting an output signal at a second electrode thereof.
- 25 22. A solid-state image-sensing device as claimed in claim 16,  
wherein each pixel further comprises a first capacitor of which one end is connected to the first and gate electrodes of the first MOS transistor and that receives a direct-current voltage at another end thereof.
- 30 23. A solid-state image-sensing device as claimed in claim 19 or 22,  
wherein each pixel further comprises:  
a fifth MOS transistor of which a first electrode is connected to the one end of the first capacitor;  
a second capacitor of which one end is connected to a second electrode of the fifth MOS

transistor and that receives a direct-current voltage at another end thereof; and a sixth MOS transistor of which a first electrode is connected to the one end of the second capacitor and that receives a direct-current voltage at a second electrode thereof, the sixth MOS transistor being used to reset the second capacitor,

wherein, as the individual pixels perform an image-sensing operation simultaneously, a voltage commensurate with an amount of light incident on the photodiode appears at the one end of the first capacitor, and, by turning on the fifth MOS transistor of the individual pixels simultaneously, the voltage that has appeared at the one end of the first capacitor is sampled by the second capacitor.

24. A solid-state image-sensing device as claimed in claim 23,

wherein each pixel further comprises a fourth MOS transistor of which a gate electrode is connected to the one end of the second capacitor and that receives a direct-current voltage at a first electrode thereof.

25. A solid-state image-sensing device as claimed in claim 24,

wherein each pixel further comprises a third MOS transistor of which a first electrode is connected to the second electrode of the fourth MOS transistor and of which a gate electrode is connected to a row selection line, the third MOS transistor outputting an output signal at a second electrode thereof.

26. A solid-state image-sensing device as claimed in one of claims 16 to 25,

wherein each pixel further comprises a seventh MOS transistor of which a first electrode is connected to the second electrode of the photodiode and of which a second electrode is connected to the first and gate electrodes of the first MOS transistor, and

the seventh MOS transistor is kept off during resetting, and is kept on during image sensing so as to permit the first MOS transistor to operate in a subthreshold region over a whole brightness range so that an output logarithmically proportional to the amount of light incident on the photodiode appears at the gate electrode of the first MOS transistor.

27. A solid-state image-sensing device having a plurality of pixels,

wherein each pixel comprises:

a photodiode that receives a direct-current voltage at a second electrode thereof; and

5 a first MOS transistor of which a second electrode is connected to a first electrode of the photodiode and that receives a first pulse signal having a first voltage at a first electrode thereof and a second pulse signal having a second voltage at a gate electrode thereof,

10 a voltage at the second electrode of the first MOS transistor is reset through the first MOS transistor as a result of the first pulse signal being fed to the first electrode of the first MOS transistor and then the second pulse signal being fed to the gate electrode of the first MOS transistor, and the first MOS transistor is

15 kept in a cut-off state when an amount of light incident on the photodiode is below a predetermined level so that an output linearly proportional to the amount of light incident on the photodiode appears at the second electrode of the first MOS transistor and made to operate in a subthreshold region when the amount of light incident on the photodiode is equal to or above the predetermined level so that an output logarithmically proportional to the amount of light incident on the photodiode appears at the second electrode of the first MOS transistor.

20 28. A solid-state image-sensing device as claimed in claim 27,

wherein each pixel further comprises a second MOS transistor of which a gate electrode is connected to the second electrode of the first MOS transistor, the second MOS transistor outputting an output signal at a second electrode thereof.

25 29. A solid-state image-sensing device as claimed in claim 28,

wherein each pixel further comprises a third MOS transistor of which a first electrode is connected to the second electrode of the second MOS transistor and of which a gate electrode is connected to a row selection line, the third MOS transistor outputting an output signal at a second electrode thereof.

30 30. A solid-state image-sensing device as claimed in claim 28,

wherein each pixel further comprises a first capacitor of which one end is connected to the second electrode of the second MOS transistor and that receives a direct-current voltage at another end thereof.

31. A solid-state image-sensing device as claimed in  
claim 30,

wherein each pixel further comprises a fourth  
MOS transistor of which a gate electrode is con-  
nected to the second electrode of the second MOS  
transistor and that receives a direct-current voltage  
at a first electrode thereof. 5

32. A solid-state image-sensing device as claimed in  
claim 31, 10

wherein each pixel further comprises a third  
MOS transistor of which a first electrode is connect-  
ed to the second electrode of the fourth MOS trans-  
istor and of which a gate electrode is connected to  
a row selection line, the third MOS transistor out-  
putting an output signal at a second electrode there-  
of. 15

33. A solid-state image-sensing device as claimed in  
claim 31 or 32, 20

wherein the second MOS transistor is a MOS  
transistor of an opposite polarity type to the first  
MOS transistor.

34. A solid-state image-sensing device as claimed in  
one of claims 5 to 10 and 13 to 33, 25

wherein the pixels are arranged in a matrix.

30

35

40

45

50

55

24

FIG.1




FIG.2A




FIG.2B




FIG.3




FIG.4




FIG.5




FIG.6




FIG.7




FIG.8




FIG.9




FIG.10




FIG.11




FIG.12





FIG.13



6

FIG.14




FIG.15




FIG.16





FIG.17



6

FIG.18




FIG.19




FIG.20




FIG.21




FIG.22




FIG.23




FIG.24




FIG.25A




FIG.25B




FIG.25C




FIG.25D




FIG.25E




FIG.25F




FIG.26




FIG.27




FIG.28




FIG.29




FIG.30A




FIG.30B




FIG.31




FIG.32




FIG.33




FIG.34




FIG.35




FIG.36




FIG.37




FIG.38




FIG.39




FIG.40




FIG.41




FIG.42




FIG.43




FIG.44




FIG.45




FIG.46




FIG.47




FIG.48




FIG.49






FIG.50





(19) Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11) EP 1 187 217 A3

(12) EUROPEAN PATENT APPLICATION

(88) Date of publication A3:  
09.11.2005 Bulletin 2005/45

(51) Int Cl.7: H01L 27/146, H04N 3/15,  
H04N 5/335

(43) Date of publication A2:  
13.03.2002 Bulletin 2002/11

(21) Application number: 01116654.3

(22) Date of filing: 13.07.2001

(84) Designated Contracting States:  
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU  
MC NL PT SE TR  
Designated Extension States:  
AL LT LV MK RO SI

(30) Priority: 31.08.2000 JP 2000264059

(71) Applicant: MINOLTA CO., LTD.  
Osaka-Shi, Osaka 541-8556 (JP)

(72) Inventors:  
• Takada, Kenji, c/o Minolta CO., Ltd.  
Chou-Ku, Osaka-shi, Osaka 541-8556 (JP)  
• Hagihara, Yoshio  
Chuo-Ku, Osaka-shi, Osaka 541-8556 (JP)


(74) Representative: HOFFMANN EITLE  
Patent- und Rechtsanwälte  
Arabellastrasse 4  
81925 München (DE)

(54) Solid-state image sensing device

(57) A solid-state image-sensing device has a photosensitive element that produces an electric signal commensurate with the amount of light incident thereon, a transistor of which the first electrode and the control electrode are connected to one electrode of the photosensitive element, and a resetting portion for resetting

the transistor by feeding a predetermined pulse signal to the second electrode of the transistor. The resetting portion resets the transistor in such a way as to inhibit the transistor from operating in a subthreshold region when the amount of light incident on the photosensitive element is below a predetermined level.

FIG.1



EP 1 187 217 A3



European Patent  
Office

## EUROPEAN SEARCH REPORT

Application Number  
EP 01 11 6654

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
P,X, L	EP 1 041 818 A (MINOLTA CO., LTD) 4 October 2000 (2000-10-04) * paragraphs [0092] - [0107]; figures 19-27,44-46 * L: priority	1-34	H01L27/146 H04N3/15 H04N5/335
X,L	PATENT ABSTRACTS OF JAPAN vol. 2000, no. 02, 29 February 2000 (2000-02-29) -& JP 11 313257 A (MINOLTA CO LTD), 9 November 1999 (1999-11-09) * abstract; figures 1,3-12,14-22 * L: priority	1-9, 16-25,34	
P,X, L	PATENT ABSTRACTS OF JAPAN vol. 2000, no. 19, 5 June 2001 (2001-06-05) -& JP 2001 036817 A (MINOLTA CO LTD), 9 February 2001 (2001-02-09) * abstract; figures 2,7,9,10,12,15-18 * L: priority	1-6,8,9, 16-22	
E,L	PATENT ABSTRACTS OF JAPAN vol. 2000, no. 25, 12 April 2001 (2001-04-12) -& JP 2001 218111 A (MINOLTA CO LTD), 10 August 2001 (2001-08-10) * abstract; figures 1,2,9,10 *	10,26	H01L H04N
L	L: priority	10,26	
X	US 6 054 704 A (PRITCHARD ET AL) 25 April 2000 (2000-04-25) * abstract; figure 1 *	11-15, 27-33	
The present search report has been drawn up for all claims			
5	Place of search	Date of completion of the search	Examiner
	The Hague	7 September 2005	Heising, S
CATEGORY OF CITED DOCUMENTS			
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document			
T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document			

ANNEX TO THE EUROPEAN SEARCH REPORT  
ON EUROPEAN PATENT APPLICATION NO.

EP 01 11 6654

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.  
 The members are as contained in the European Patent Office EDP file on  
 The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

07-09-2005

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
EP 1041818	A	04-10-2000	EP	1041818 A2	04-10-2000
			JP	3664035 B2	22-06-2005
			JP	2001168311 A	22-06-2001
			JP	2000350098 A	15-12-2000
JP 11313257	A	09-11-1999	US	6836291 B1	28-12-2004
JP 2001036817	A	09-02-2001		NONE	
JP 2001218111	A	10-08-2001	US	2001052940 A1	20-12-2001
US 6054704	A	25-04-2000	US	6636261 B1	21-10-2003

EPO FORM P04/59

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82